Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

OB3396AP

OB(On-Bright Elec) · AC-DC Controllers & Regulators · DIP-8

OB3396AP from OB(On-Bright Elec), in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply fed from the transformer auxiliary winding, with UVLO off at 15.2V typ and on at 9.4V typ, OVP at 27.5V typ and clamp at 28.5V typ.
2 COMP input Loop compensation pin, with absolute maximum voltage of -0.3 to 7V.
3 GND power_in Ground.
4 INV input Voltage feedback from the auxiliary winding via a resistor divider reflecting the output voltage, with absolute maximum of -0.3 to 7V.
5 CS input Current sense input, with 800mV typ over-current threshold and absolute maximum of -0.3 to 7V.
6 SOURCE passive Source of the internal HV MOSFET, where the external sense resistor Rs sets the constant-current point and output power.
7 DRAIN passive Drain of the internal HV MOSFET (600V min breakdown), internally connected to pin 8.
8 DRAIN passive Drain of the internal HV MOSFET (600V min breakdown), internally connected to pin 7.

Key specifications

Parameter Value
Manufacturer OB(On-Bright Elec)
Package DIP-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Startup Current IDD_ST 5 20 uA VDD=13V 5
Operation Current IDD_op 2 3 mA INV=2V, CS=0V, VDD=VDDG=20V 5
VDD Under Voltage Lockout Enter UVLO(ON) 8.6 9.4 10.6 V VDD falling 5
VDD Under Voltage Lockout Exit UVLO(OFF) 13.9 15.2 16.4 V VDD rising 5
Maximum VDD operation voltage VDD_clamp 27 28.5 30 V IDD=10mA 5
Over voltage protection threshold OVP 26 27.5 29 V Ramp VDD until gate shut down 5
IC Maximum frequency Freq_Max 60 65 70 KHz 5
Reference voltage for EA Vref_EA 1.96 2 2.04 V 5
Over current threshold Vth_oc 785 800 815 mV 5
On Resistance Rdson 4.4 5.5 Ω Static, Id=1.0A 5
MOSFET Drain-Source Breakdown Voltage BVdss 600 V 5
LEB time TLEB 625 ns 5
OCP Propagation delay Td_oc 110 ns 5
Input Impedance ZSENSE_IN 50 Kohm 5
Soft start time T_ss 17 ms 5
System Nominal switch frequency Freq_Nom 50 KHz 5
Startup frequency Freq_startup 14 KHz INV=0V, Comp=5V 5
Frequency shuffling range △f/Freq -6 6 % 5
DC gain of EA Gain 60 dB 5
Drain Voltage (off state) -0.3 V max is BVdss 2
VDD Voltage -0.3 V max is VDD_clamp 2
VDD Zener Clamp Continuous Current 10 mA 2
COMP Voltage -0.3 7 V 2
CS Input Voltage -0.3 7 V 2
INV Input Voltage -0.3 7 V 2
Operating Junction Temperature TJ -40 150 ℃ Min/Max 2
Storage Temperature Tstg -55 150 ℃ Min/Max 2
Lead Temperature 260 ℃ Soldering, 10secs 2
Package thermal resistance DIP8 RθJA 75 ℃/W DIP8 2

CAD (KiCad official)

  • Symbol: OB3396AP
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: DIP-8 (KiCad packages3D, STEP)
  • 3D model files: ob3396ap-etched.step / ob3396ap-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ob3396ap.step / ob3396ap.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: OB(On-Bright Elec) datasheet (10 pp, sha256 6aed6cb675bd2420, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF