Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TF2190M-TAH

TFSS · Isolators - Gate Drivers · SOIC-8

TF2190M-TAH from TFSS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 HIN input Logic input for high-side gate driver output, in phase with HO. Schmitt-triggered with internal pulldown; TTL/CMOS compatible down to 3.3V (VIH >= 2.5V, VIL <= 0.8V).
2 LIN input Logic input for low-side gate driver output, in phase with LO. Schmitt-triggered with internal pulldown; TTL/CMOS compatible down to 3.3V.
3 COM power_in Low-side and logic return (ground reference for VCC, LO driver, and logic inputs).
4 LO output Low-side gate drive output. Push-pull driver capable of 4.5A typ sink/source, referenced to COM, swings between COM and VCC.
5 VCC power_in Low-side and logic fixed supply. Recommended 10V to 20V; absolute max 24V. UVLO rising threshold typ 8.4V.
6 VS power_in High-side floating supply return (switch-node reference for the high-side driver). Operates from -5V up to +600V relative to COM.
7 HO output High-side gate driver output. 4.5A typ sink/source, referenced to VS, swings between VS and VB.
8 VB power_in High-side floating (bootstrap) supply. Recommended VS+10V to VS+20V; absolute max 624V. UVLO rising threshold typ 8.4V.

Key specifications

Parameter Value
Manufacturer TFSS
Package SOIC-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TF2190M-TAH
  • TF2190M-TAHTUH

CAD (KiCad official)

  • Symbol: TF2190M-TAH
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tf2190m-tah-etched.step / tf2190m-tah-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tf2190m-tah.step / tf2190m-tah.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tf2190m-tah.step 122 KB You want the bare part, or you mark your own boards.
tf2190m-tah-etched.step 1.8 MB You want the part with TF2190M-TAH already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 464 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TFSS datasheet (19 pp, sha256 38106623e07c9b23, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF