Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

CN3722

ShangHai Consonance Elec · Battery Management · TSSOP-16

CN3722 from ShangHai Consonance Elec, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VG power_out Internal LDO regulator output that powers the internal gate-driver circuitry. Connect a 100 nF decoupling capacitor between VG and VCC.
2 PGND power_in Power ground return for the gate driver.
3 GND power_in Analog ground reference for the control circuitry.
4 CHRG output Open-drain charge status indicator (active low). Internal transistor pulls this pin low during trickle-charge, constant-current, and constant-voltage charging; otherwise high-impedance. Rated up to 30 V, sink 12 mA typ.
5 DONE output Open-drain charge-complete indicator (active low). Internal transistor pulls this pin low when charging ends; otherwise high-impedance. Rated up to 30 V, sink 12 mA typ.
6 TEMP input Battery temperature sensing input. Connect an NTC thermistor (typ. 10 kΩ) between TEMP and GND. Internal 55 µA pull-up; charging is suspended when temperature is out of range (Vthh 1.61 V / Vthl 0.175 V).
7 MPPT input Solar panel maximum-power-point tracking input. Regulated to 1.04 V at 25 °C with a −0.4 %/°C temperature coefficient to match a Si solar cell's MPP voltage. Requires an external resistor divider from the panel to sense its terminal voltage.
8 COM1 passive Loop compensation input 1. Connect a 470 pF capacitor from this pin to GND.
9 COM2 passive Loop compensation input 2. Connect a 120 Ω resistor in series with a 220 nF capacitor from this pin to GND.
10 FB input Battery voltage feedback input. Sense the battery voltage through an external resistor divider; the regulator holds this pin at 2.416 V. Bias current ~50 nA typ (300 nA max).
11 COM3 passive Loop compensation input 3. Connect a 100 nF capacitor from this pin to GND. Absolute max 6.5 V.
12 NC unconnected No connection. Leave floating.
13 CSP input Positive input of the charge-current sense amplifier. CSP and BAT measure the voltage across the sense resistor R_CS to close the current-regulation loop. In CC mode V(CSP−BAT) = 200 mV typ (→ I_chg = 200 mV / R_CS).
14 BAT input Negative input of the charge-current sense amplifier and battery-terminal connection. Together with CSP measures V(R_CS) and monitors the battery voltage for over-voltage protection (Vov = 1.08·V_REG typ).
15 VCC power_in Main supply input for the chip and internal circuitry. Operating range 7.5-28 V; UVLO ≈ 6 V. Bypass to GND with a local filter capacitor.
16 DRV output Gate drive output for the external P-channel MOSFET (buck high-side switch). Referenced to VCC: VH (VCC−DRV) = 60 mV @ −10 mA, VL = 6.5 V typ; ~40 ns rise/fall into 2 nF; f_osc = 300 kHz, D_max = 94 %.

Key specifications

Parameter Value
Manufacturer ShangHai Consonance Elec
Package TSSOP-16
Category PMIC
Pins 16

CAD (KiCad official)

  • Symbol: CN3722
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
cn3722.step 205 KB You want the bare part, or you mark your own boards.
cn3722-etched.step 1.8 MB You want the part with CN3722 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 453 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ShangHai Consonance Elec datasheet (12 pp, sha256 311dd6f804ec3a0f, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF