Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PFS154-S14

PADAUK Tech · Microcontrollers (MCU/MPU/SOC) · SOP-14

PFS154-S14 from PADAUK Tech, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB5/TM3PWM/PG0PWM bidirectional Port B bit 5 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as the PWMG0 output and the Timer3 output (TM3PWM); it can wake the system from sleep when PBDIER bit 5 is 1.
2 PB6/TM3PWM/CIN2-/PG1PWM bidirectional Port B bit 6 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as comparator negative input 2, Timer3 output and PWMG1 output; disable PBDIER bit 6 when used as an analog input to reduce leakage.
3 VDD power_in Positive power supply; operating voltage is 2.0 V to 5.5 V (limited by the selected LVR level), and the voltage must not exceed 5.5 V or the IC may be damaged.
4 PA7/X1 bidirectional Port A bit 7 is a programmable I/O with weak pull-up, or the X1 crystal/resonator pin when the external oscillator is used; PADIER bit 7 should be cleared to reduce leakage in crystal mode.
5 PA6/X2 bidirectional Port A bit 6 is a programmable I/O with weak pull-up, or the X2 crystal/resonator pin when the external oscillator is used; PADIER bit 6 should be cleared to reduce leakage in crystal mode.
6 PB7/TM3PWM/CIN3-/PG1PWM bidirectional Port B bit 7 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as comparator negative input 3, Timer3 output and PWMG1 output; disable PBDIER bit 7 when used as an analog input to reduce leakage.
7 PA5/PRST#/PG2PWM bidirectional Port A bit 5 is an open-drain-only output (external pull-up required when driven high) that can serve as the external reset input PRST# (CLKMD bit 0 = 1) or the PWMG2 output (not supported by the emulator); a 33 Ω series resistor is recommended when used as an input in noisy systems.
8 PB2/TM2PWM/PG2PWM bidirectional Port B bit 2 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as the Timer2 output and PWMG2 output; disable PBDIER bit 2 when used as an analog input to reduce leakage.
9 PB1 bidirectional Port B bit 1 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, and can wake the system from sleep when PBDIER bit 1 is 1.
10 PB0/INT1/COM1 bidirectional Port B bit 0 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as external interrupt INT1 (rising or falling edge), and as LCD COM1 when the VDD/2 bias is enabled.
11 GND power_in Ground reference for the device.
12 PA0/INT0/COM2/CO/PG0PWM bidirectional Port A bit 0 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as external interrupt INT0 (rising and falling edges), comparator output CO, LCD COM2 and PWMG0 output; PADIER bit 0 must be 1 for wake-up and interrupt use.
13 PA3/TM2PWM/COM4/CIN1-/PG2PWM bidirectional Port A bit 3 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as Timer2 output, comparator negative input 1, LCD COM4 and PWMG2 output; disable PADIER bit 3 when used as an analog input to reduce leakage.
14 PA4/COM3/CIN+/CIN4-/PG1PWM bidirectional Port A bit 4 is a Schmitt-trigger I/O with programmable input/output and weak pull-up, also serving as LCD COM3, comparator positive input, comparator negative input 4 and PWMG1 output; disable PADIER bit 4 when used as an analog input to reduce leakage.

Key specifications

Parameter Value
Manufacturer PADAUK Tech
Package SOP-14
Category Embedded Processors & Controllers
Pins 14

CAD (KiCad official)

  • Symbol: PFS154-S14
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: pfs154-s14-etched.step / pfs154-s14-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pfs154-s14.step / pfs154-s14.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PADAUK Tech datasheet (84 pp, sha256 3d5ba449b2f76a48, retrieved 2026-10-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF