component
MS8829
Public Made by Adomby adom
Hangzhou Ruimeng Tech Brushless DC (BLDC) Motor Driver, QFN-24-EP(4x4). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMS8829
Hangzhou Ruimeng Tech · Brushless DC (BLDC) Motor Driver · QFN-24-EP(4x4)
MS8829 from Hangzhou Ruimeng Tech, in a QFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN3- | input | HALL signal input differential pair negative terminal; requires 80mVp-p minimum sine wave amplitude with 20mV hysteresis. |
| 2 | IN3+ | input | HALL signal input differential pair positive terminal; requires 80mVp-p minimum sine wave amplitude with 20mV hysteresis. |
| 3 | IN2- | input | HALL signal input differential pair negative terminal; requires 80mVp-p minimum sine wave amplitude with 20mV hysteresis. |
| 4 | IN2+ | input | HALL signal input differential pair positive terminal; requires 80mVp-p minimum sine wave amplitude with 20mV hysteresis. |
| 5 | IN1- | input | HALL signal input differential pair negative terminal; requires 80mVp-p minimum sine wave amplitude with 20mV hysteresis. |
| 6 | IN1+ | input | HALL signal input differential pair positive terminal; requires 80mVp-p minimum sine wave amplitude with 20mV hysteresis. |
| 7 | SGND | power_in | Logic ground reference for digital control circuits; 0V reference potential for all logic signals. |
| 8 | VREG | power_out | Regulated 5V output for logic power supply; output voltage 5.07-5.20V at load current -5mA to -10mA. |
| 9 | CP2 | output | Charge pump output capacitor connection pin; 50kHz switching frequency for external 0.22µF capacitor charge pump stage. |
| 10 | CP1 | output | Charge pump output capacitor connection pin; 50kHz switching frequency for external 0.22µF capacitor charge pump stage. |
| 11 | VCC1 | power_in | Control logic power supply input; operating voltage range 8.0-35V for digital control circuits. |
| 12 | VCC2 | power_in | Output driver power supply input; operating voltage range 8.0-35V provides current up to 1.5A per motor phase. |
| 13 | VG | output | Charge pump bootstrap output for high-side gate drive voltage; nominal output VCC+5.1V with absolute maximum 42V rating. |
| 14 | OUT1 | output | Three-phase motor driver output phase 1; maximum ±1.5A with lower on-resistance 0.47-0.65Ω and upper on-resistance 0.6-0.9Ω. |
| 15 | OUT3 | output | Three-phase motor driver output phase 3; maximum ±1.5A with lower on-resistance 0.47-0.65Ω and upper on-resistance 0.6-0.9Ω. |
| 16 | OUT2 | output | Three-phase motor driver output phase 2; maximum ±1.5A with lower on-resistance 0.47-0.65Ω and upper on-resistance 0.6-0.9Ω. |
| 17 | RF | passive | Output current sensing node for overcurrent protection; connected to sense resistor with threshold voltage VRF=0.21V at 1.5A maximum current. |
| 18 | PGND | power_in | Power ground return for motor driver stage; 0V reference potential for high-current motor output circuits. |
| 19 | S/S | input | Start/Stop control input; low level (0-1.65V) enables motor drive, high level (1.75-VREG) or open-circuit initiates short-brake mode. |
| 20 | FG | output | 1-HALL frequency generator output synchronized to motor commutation; open-drain output with maximum 14mA sink current. |
| 21 | F/R | input | Forward/Reverse direction control input; low level (0-1.65V) selects reverse, high level (1.75-VREG) selects forward rotation. |
| 22 | CSD | input | Current Stall Detection protection circuit input; detects stalled motor with timeout period 90×C µF seconds for external capacitor. |
| 23 | PWMIN | input | PWM speed control input; recommended frequency 0.5-60kHz, logic 0 (0-1.65V) enables drive, logic 1 (1.75-VREG) disables drive. |
| 24 | HB | input | HALL element bias voltage output; provides 3.6V typical bias (3.56-3.63V) for external HALL sensors with output current up to 700µA. |
| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Hangzhou Ruimeng Tech |
| Package | QFN-24-EP(4x4) |
| Category | Motor Driver ICs |
| Pins | 25 |
CAD (KiCad official)
- Symbol:
MS8829 - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm - 3D model: QFN-24-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
ms8829-etched.step/ms8829-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ms8829.step/ms8829.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Hangzhou Ruimeng Tech datasheet (14 pp, sha256
be3f0330743d11b8, retrieved 2026-09-21, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).