Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV76650QWDRBRQ1

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-8-EP(3x3)

TLV76650QWDRBRQ1 from Texas Instruments, in a WSON-8-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Output pin; place the output capacitor as close to the OUT and GND pins of the device as possible.
2 NC unconnected Not internally connected; can be either floated or connected to GND for best thermal performance.
3 SNS input Output sense pin (fixed-voltage version); connect to the OUT pin or to remotely sense the output voltage at the load; do not float this pin.
4 GND power_in Ground pin; all ground pins must be grounded.
5 EN input Enable pin with internal pullup resistor; driving the enable pin high enables the device, driving low disables it; can be left floating to enable the device.
6 GND power_in Ground pin; all ground pins must be grounded.
7 NC unconnected Not internally connected; can be either floated or connected to GND for best thermal performance.
8 IN input Input pin rated for 2.5 V to 16 V nominal (maximum 18 V); place the input capacitor as close to the IN and GND pins as possible.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-8-EP(3x3)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: TLV76650QWDRBRQ1
  • Footprint: Package_SON:WSON-8-1EP_3x3mm_P0.5mm_EP1.6x2.0mm
  • 3D model: WSON-8-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: tlv76650qwdrbrq1-etched.step / tlv76650qwdrbrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv76650qwdrbrq1.step / tlv76650qwdrbrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 4deb32cefd5ef90e, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF