component
HC89F0312-SOP8-T-M
Public Made by Adomby adom
holychip(芯圣电子) Microcontrollers (MCU/MPU/SOC), SOP-8-150mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownHC89F0312-SOP8-T-M
holychip(芯圣电子) · Microcontrollers (MCU/MPU/SOC) · SOP-8-150mil
HC89F0312-SOP8-T-M from holychip(芯圣电子), in a SOP-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input; the datasheet specifies an operating range of 2.9 V to 5.5 V and an absolute maximum of -0.3 V to +6.0 V, and a capacitor of at least 0.1 μF must be connected between VDD and GND for system stability. |
| 2 | P2.1 | bidirectional | General-purpose I/O port pin that also serves as ADC channel AN9, external interrupt INT9 and SDA data input/output in two-wire (SWD/ICP) mode, with software-configurable port modes. |
| 3 | P0.4 | bidirectional | General-purpose I/O port pin that also serves as ADC channel AN4, external interrupt INT4 and the ADC reference Vref pin, which must be set to analog input when used as an external reference input (VREFS = 1) or as the internal VREF output (VREFO = 1). |
| 4 | P0.3 | bidirectional | General-purpose I/O port pin that also serves as ADC channel AN3, external interrupt INT3 and the SCK clock input for two-wire mode. |
| 5 | P0.2 | bidirectional | General-purpose I/O port pin that also serves as ADC channel AN2, external interrupt INT2 and PWM2 fault-detection input FLT2, and can be used as the single-channel ADC wake-up pin from power-saving modes. |
| 6 | P0.1 | bidirectional | General-purpose I/O port pin that also serves as ADC channel AN1, external interrupt INT1 and PWM1 fault-detection input FLT1. |
| 7 | P0.0 | bidirectional | General-purpose I/O port pin that also serves as ADC channel AN0, external interrupt INT0 and PWM0 fault-detection input FLT0, whose debounce time is configurable through P00DBC. |
| 8 | GND | power_in | Ground reference for the device; the datasheet limits the maximum current through GND to 150 mA at 5.0 V and 25 °C. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | holychip(芯圣电子) |
| Package | SOP-8-150mil |
| Category | Embedded Processors & Controllers |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC supply voltage | VDD | -0.3 | 6 | V | 149 | ||
| Operating ambient temperature | TOTG | -40 | 105 | °C | 149 | ||
| Storage temperature | TSTG | -55 | 125 | °C | 149 | ||
| Maximum current flowing through VDD | 100 | mA | 5.0V, 25°C | 149 | |||
| Maximum current flowing through GND | 150 | mA | 5.0V, 25°C | 149 | |||
| Operating voltage | VDD | 2.9 | 5 | 5.5 | V | FCPU=16MHz or 44KHz, ADC module off | 149 |
| ADC supply voltage | VAD | 2.9 | 5 | 5.5 | V | 152 | |
| ADC resolution | NR | 10 | 12 | bit | GND≤VAIN≤Vref | 152 | |
| ADC input resistance | RAIN | 2 | MΩ | VAIN: 5V | 152 | ||
| Recommended analog source impedance | ZAIN | 10 | kΩ | 152 | |||
| ADC conversion current | IAD | 0.6 | 1 | mA | ADC module on, VDD: 5.0V | 152 | |
| ADC input current | IADIN | 10 | μA | VDD: 5.0V | 152 | ||
| Differential nonlinearity error | DLE | -2 | 2 | LSB | VDD: 5.0V | 152 | |
| Integral nonlinearity error (1MHz conversion frequency) | ILE | -5 | 2 | LSB | VDD=5.0V, Vref=2.0V | 152 | |
| Integral nonlinearity error (1MHz conversion frequency) | ILE | -4 | 2 | LSB | VDD=5.0V, Vref=3.0V | 152 | |
| Integral nonlinearity error (1MHz conversion frequency) | ILE | -3 | 2 | LSB | VDD=5.0V, Vref=4.0V | 152 | |
| Integral nonlinearity error (1MHz conversion frequency) | ILE | -2 | 2 | LSB | VDD=5.0V, Vref=VDD | 152 | |
| Full-scale error | EF | -5 | 5 | LSB | VDD=5.0V | 152 | |
| Offset error | EZ | -3 | 3 | LSB | VDD=5.0V | 152 | |
| Total absolute error | EAD | -5 | 5 | LSB | VDD=5.0V | 152 | |
| Total conversion time 1 | TCON1 | 10 | μs | VDD=5.0V, Vref=2.0V | 152 | ||
| Total conversion time 2 | TCON2 | 2 | μs | VDD=5.0V, Vref=VDD | 152 | ||
| Internal reference voltage 2.0V tolerance | VADREF | -1 | 1 | % | VDD=5.0V, Vref=2.0V | 152 | |
| Flash endurance | NENDUR | 100000 | Cycle | 152 | |||
| BOR detection voltage 1 | VBOR1 | 2.5 | 2.6 | 2.7 | V | BOR enabled, VDD: 2.9V~5.5V | 153 |
| BOR detection voltage 2 | VBOR2 | 2.9 | 3 | 3.1 | V | BOR enabled, VDD: 2.9V~5.5V | 153 |
| BOR detection voltage 3 | VBOR3 | 3.5 | 3.6 | 3.7 | V | BOR enabled, VDD: 2.9V~5.5V | 153 |
| BOR detection voltage 4 | VBOR4 | 3.8 | 3.9 | 4 | V | BOR enabled, VDD: 2.9V~5.5V | 153 |
| BOR detection voltage 5 | VBOR5 | 4.1 | 4.2 | 4.3 | V | BOR enabled, VDD: 2.9V~5.5V | 153 |
| LVD detection voltage 1 | VLVD1 | 2.5 | 2.6 | 2.7 | V | LVD enabled, VDD=2.9V~5.5V | 153 |
| LVD detection voltage 2 | VLVD2 | 2.9 | 3 | 3.1 | V | LVD enabled, VDD=2.9V~5.5V | 153 |
| LVD detection voltage 3 | VLVD3 | 3.5 | 3.6 | 3.7 | V | LVD enabled, VDD=2.9V~5.5V | 153 |
| LVD detection voltage 4 | VLVD4 | 3.8 | 3.9 | 4 | V | LVD enabled, VDD=2.9V~5.5V | 153 |
| LVD detection voltage 5 | VLVD5 | 4.1 | 4.2 | 4.3 | V | LVD enabled, VDD=2.9V~5.5V | 153 |
| Comparator input offset voltage | VOS | -4 | 4 | mV | VDD=5V | 153 | |
| Comparator input common-mode voltage range | VICM | 0 | V | VDD=5V | 153 | ||
| Comparator operating current | ICOMP | 200 | 400 | nA | 153 | ||
| Comparator small-signal response time | TRS1 | 1 | 2 | us | VDD=5V, CMPP=1.25V, CMPN=1.2V | 153 | |
| Comparator large-signal response time | TRS2 | 0.3 | 0.5 | us | VDD=5V, CMPP=3V, CMPN=1V | 153 | |
| Comparator signal source output impedance | Rin | 1 | MΩ | VDD=5V | 153 | ||
| ESD (HBM) | 7000 | V | HBM, Class 3A | 156 | |||
| EFT | -4800 | 4800 | V | 156 |
CAD (KiCad official)
- Symbol:
HC89F0312-SOP8-T-M - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8-150mil (KiCad packages3D, STEP)
- 3D model files:
hc89f0312-sop8-t-m-etched.step/hc89f0312-sop8-t-m-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);hc89f0312-sop8-t-m.step/hc89f0312-sop8-t-m.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: holychip(芯圣电子) datasheet (161 pp, sha256
fad7c31c35acb182, retrieved 2026-10-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).