component

DAC8734SPFB

Public Made by Adom

by adom

Texas Instruments Digital To Analog Converters (DAC), TQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdata acquisitiondac8734spfbfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DAC8734SPFB

Texas Instruments · Digital To Analog Converters (DAC) · TQFP-48(7x7)

DAC8734SPFB from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected Not connected.
2 CS input SPI bus chip select input, active low; data are clocked into the shift register only while CS is low, and SDO is high-impedance when CS is high.
3 SCLK input SPI bus clock input, operating at up to 50 MHz; data are latched on SCLK falling edges while CS is low.
4 SDI input SPI bus serial data input, latched on SCLK falling edges while CS is low and ignored when CS is high.
5 SDO output SPI serial data output used for daisy-chaining; it is enabled only after the DSDO bit in the Command Register is cleared and is high-impedance when CS is high.
6 LDAC input Active-low asynchronous load input that transfers the input data register contents to the DAC latch, making the latch transparent while low.
7 RST input Active-low reset input that resets the input registers and DACs to the UNI/BIP-defined values (outputs at 0V) and sets the gain and zero registers to default values.
8 GPIO-0 bidirectional General-purpose digital I/O with open-drain output; a 10kΩ pull-up to IOVDD is required when used as an output.
9 GPIO-1 bidirectional General-purpose digital I/O with open-drain output; a 10kΩ pull-up to IOVDD is required when used as an output.
10 UNI/BIP-A input Output mode select for group A (DAC-0 and DAC-1): tied to IOVDD for unipolar straight-binary output, tied to DGND for bipolar twos-complement output.
11 DGND power_in Digital ground and return path for digital currents.
12 NC unconnected Not connected.
13 IOVDD power_in Interface power supply, specified from +1.8V up to DVDD in the electrical characteristics.
14 DVDD power_in Digital power supply, nominally 5V (±10% in the electrical characteristics); absolute maximum DVDD to DGND is 6V.
15 VOUT-0 output DAC-0 analog output; the output must stay between AVSS + 1.0V and AVDD − 1.0V to avoid saturation.
16 RFB2-0 output DAC-0 RFB2 feedback connection: tie to VOUT-0 for gain = 2, leave open for gain = 4.
17 RFB1-0 output DAC-0 RFB1 feedback connection, tied to VOUT-0 in both gain configurations.
18 SGND-0 power_in DAC-0 signal ground, which must be connected to REFGND-A with a very low-resistance path.
19 NC unconnected Not connected.
20 SGND-1 power_in DAC-1 signal ground, which must be connected to REFGND-A with a very low-resistance path.
21 RFB1-1 output DAC-1 RFB1 feedback connection, tied to VOUT-1 in both gain configurations.
22 RFB2-1 output DAC-1 RFB2 feedback connection: tie to VOUT-1 for gain = 2, leave open for gain = 4.
23 VOUT-1 output DAC-1 analog output; the output must stay between AVSS + 1.0V and AVDD − 1.0V to avoid saturation.
24 NC unconnected Not connected.
25 NC unconnected Not connected.
26 AVDD power_in Positive analog power supply; AVDD must be between 4.75V and 24V, with AVDD − AVSS ≤ 36V.
27 AGND power_in Analog power ground for the DAC, which must be connected to REFGND-A and REFGND-B and to DGND at a single star point.
28 AVSS power_in Negative analog power supply; AVSS must be no greater than −4.75V and no less than −18V.
29 REFGND-A power_in Reference ground for REF-A, which must be connected to AGND.
30 REF-A input Group A (DAC-0, DAC-1) reference input; it should be applied after AVDD comes up to avoid turning on ESD circuitry.
31 REF-B input Group B (DAC-2, DAC-3) reference input; it should be applied after AVDD comes up to avoid turning on ESD circuitry.
32 REFGND-B power_in Reference ground for REF-B, which must be connected to AGND.
33 AVSS power_in Negative analog power supply; AVSS must be no greater than −4.75V and no less than −18V.
34 VMON output Analog monitor output that routes one DAC output or AIN, or is high-impedance when disabled; its output impedance is about 2.2kΩ, so it should be measured with a high-impedance input.
35 AVDD power_in Positive analog power supply; AVDD must be between 4.75V and 24V, with AVDD − AVSS ≤ 36V.
36 NC unconnected Not connected.
37 NC unconnected Not connected.
38 VOUT-3 output DAC-3 analog output; the output must stay between AVSS + 1.0V and AVDD − 1.0V to avoid saturation.
39 RFB2-3 output DAC-3 RFB2 feedback connection: tie to VOUT-3 for gain = 2, leave open for gain = 4.
40 RFB1-3 output DAC-3 RFB1 feedback connection, tied to VOUT-3 in both gain configurations.
41 SGND-3 power_in DAC-3 signal ground, which must be connected to REFGND-B with a very low-resistance path.
42 NC unconnected Not connected.
43 SGND-2 power_in DAC-2 signal ground, which must be connected to REFGND-B with a very low-resistance path.
44 RFB1-2 output DAC-2 RFB1 feedback connection, tied to VOUT-2 in both gain configurations.
45 RFB2-2 output DAC-2 RFB2 feedback connection: tie to VOUT-2 for gain = 2, leave open for gain = 4.
46 VOUT-2 output DAC-2 analog output; the output must stay between AVSS + 1.0V and AVDD − 1.0V to avoid saturation.
47 AIN input Auxiliary analog input connected to the analog monitor multiplexer; absolute range is AVSS − 0.3V to AVDD + 0.3V.
48 UNI/BIP-B input Output mode select for group B (DAC-2 and DAC-3): tied to IOVDD for unipolar straight-binary output, tied to DGND for bipolar twos-complement output.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TQFP-48(7x7)
Category Data Acquisition
Pins 48

CAD (KiCad official)

  • Symbol: DAC8734SPFB
  • Footprint: Package_QFP:TQFP-48_7x7mm_P0.5mm
  • 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: dac8734spfb-etched.step / dac8734spfb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac8734spfb.step / dac8734spfb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 6fd4329aabd41484, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF