Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PJ78L12SQ

PJSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3

PJ78L12SQ from PJSEMI, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VOUT power_out Regulated 12 V output of the PJ78L12SQ, rated for output current up to 100 mA.
2 GND power_in Ground reference pin for the regulator.
3 VIN power_in Regulator input supply, with an absolute maximum input voltage of 35 V.

Key specifications

Parameter Value
Manufacturer PJSEMI
Package SOT-89-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage VO 11.5 12 12.5 V TJ=25°C 2
Output Voltage VO 11.4 12 12.6 V IO=1mA to 40mA, VI=14.5V to 27V 2
Line Regulation △VO 250 mV VI=14.5V to 27V, TJ=25°C 2
Line Regulation △VO 200 mV VI=16V to 27V, TJ=25°C 2
Load Regulation △VO 100 mV IO=1mA to 100mA, TJ=25°C 2
Load Regulation △VO 50 mV IO=1mA to 40 mA, TJ=25°C 2
Ripple Rejection RR 37 dB VI=15V to 25V, f=120Hz, TJ=25°C 2
Quiescent Current IQ 6 mA TJ=25°C 2
Quiescent Current Change △IQ 1.5 mA VI=16V to 27V 2
Quiescent Current Change △IQ 0.1 mA IO=1mA to 80mA 2
Input Voltage VI 35 V 1
Output Current IO 100 mA 1
Maximum Power Dissipation PD 500 mW 1
Junction Temperature TJ 150 °C 1
Operating Temperature Range TOPR -40 125 °C 1
Storage Temperature Range TSTG -55 150 °C 1
Dropout Voltage VD 1.7 V TJ=25°C 2
Output Noise Voltage VN 70 μV/Vo 10Hz≤f≤100kHz, TJ=25°C 2

CAD (KiCad official)

  • Symbol: PJ78L12SQ
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3 (KiCad packages3D, STEP)
  • 3D model files: pj78l12sq-etched.step / pj78l12sq-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pj78l12sq.step / pj78l12sq.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PJSEMI datasheet (4 pp, sha256 24821dc6fb6d388b, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF