Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TL431BVDR2G

onsemi · Voltage Reference · SOIC-8

TL431BVDR2G from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Cathode passive Cathode (K) of the shunt regulator, programmable from Vref to 36 V (VKA max 37 V) with sink current of 1.0 mA to 100 mA.
2 Anode power_in Anode (A) of the shunt regulator, the reference ground; electrically common to the die attach flag along with pins 3, 6 and 7.
3 Anode power_in Anode (A), electrically common to the die attach flag and pins 2, 6 and 7, which increases power dissipation capability when mounted on the PCB.
4 N/C unconnected No internal connection.
5 N/C unconnected No internal connection.
6 Anode power_in Anode (A), electrically common to the die attach flag and pins 2, 3 and 7.
7 Anode power_in Anode (A), electrically common to the die attach flag and pins 2, 3 and 6.
8 Reference input Reference (R) input of the programmable shunt regulator, with a 2.5 V nominal reference and input current range of -0.05 to +10 mA.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reference Input Voltage, TA = 25°C Vref 2.485 2.495 2.505 V VKA = Vref, IK = 10 mA, TA = 25°C 4
Reference Input Voltage, TA = Tlow to Thigh Vref 2.475 2.515 V VKA = Vref, IK = 10 mA, TA = Tlow to Thigh (Note 6) 4
Reference Input Voltage Deviation Over Temperature Range Vref 3 17 mV VKA = Vref, IK = 10 mA 4
Ratio of Change in Reference Input Voltage to Change in Cathode-Anode Voltage (VKA = 10 V to Vref) Vref -1.4 -2.7 mV/V IK = 10 mA (Figure 2), VKA = 10 V to Vref 4
Ratio of Change in Reference Input Voltage to Change in Cathode-Anode Voltage (VKA = 36 V to 10 V) VKA -1 -2 mV/V IK = 10 mA (Figure 2), VKA = 36 V to 10 V 4
Reference Input Current, TA = 25°C Iref 1.1 2 µA IK = 10 mA, R1 = 10 k, R2 = ∞, TA = 25°C 4
Reference Input Current, TA = Tlow to Thigh Iref 4 µA IK = 10 mA, R1 = 10 k, R2 = ∞, TA = Tlow to Thigh (Note 6) 4
Reference Input Current Deviation Over Temperature Range Iref 0.8 2.5 µA IK = 10 mA, R1 = 10 k, R2 = ∞ 4
Minimum Cathode Current For Regulation Imin 0.5 1 mA VKA = Vref (Figure 1) 4
Off-State Cathode Current Ioff 0.23 500 nA VKA = 36 V, Vref = 0 V (Figure 3) 4
Dynamic Impedance /ZKA/ 0.14 0.3 Ω VKA = Vref, IK = 1.0 mA to 100 mA, f ≤ 1.0 kHz 4
Cathode to Anode Voltage VKA 37 V 2
Cathode Current Range, Continuous IK -100 150 mA 2
Reference Input Current Range, Continuous Iref -0.05 10 mA 2
Operating Junction Temperature TJ 150 °C 2
Operating Ambient Temperature Range (TL431BV / NCV431BV row) TA -40 125 °C Row lists NCV431AI, NCV431B, TL431BV, SCV431AI 2
Storage Temperature Range Tstg -65 150 °C 2
ESD Human Body Model HBM 2000 V Per JEDEC JESD22-A114F; printed as >2000 2
ESD Machine Model MM 200 V Per JEDEC JESD22-A115C; printed as >200 2
ESD Charged Device Model CDM 500 V Per JEDEC JESD22-C101E; printed as >500 2
Cathode to Anode Voltage (recommended) VKA 36 V 2
Cathode Current (recommended) IK 1 100 mA 2
Thermal Resistance, Junction-to-Ambient (D package, SOIC-8) RθJA 178 °C/W D suffix package 3
Thermal Resistance, Junction-to-Case (D package, SOIC-8) RθJC 83 °C/W D suffix package 3

CAD (KiCad official)

  • Symbol: TL431BVDR2G
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tl431bvdr2g-etched.step / tl431bvdr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tl431bvdr2g.step / tl431bvdr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (22 pp, sha256 c82bb95655b732ca, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF