component

TPS7A8801RTJT

Public Made by Adom

by adom

Texas Instruments Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, QFN-20(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)tps7a8801rtjtfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS7A8801RTJT

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · QFN-20(4x4)

TPS7A8801RTJT from Texas Instruments, in a QFN-20(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN1 power_in Input supply pin for LDO1 requiring 10 µF minimum input capacitor, 1.4 V to 6.5 V operating range.
2 IN1 power_in Input supply pin for LDO1 requiring 10 µF minimum input capacitor, 1.4 V to 6.5 V operating range.
3 GND power_in Device ground connection to thermal pad.
4 IN2 power_in Input supply pin for LDO2 requiring 10 µF minimum input capacitor, 1.4 V to 6.5 V operating range.
5 IN2 power_in Input supply pin for LDO2 requiring 10 µF minimum input capacitor, 1.4 V to 6.5 V operating range.
6 EN2 input Enable pin for channel 2 controlling regulator on/off with VEN ≥ VIH(EN) enabling and VEN ≤ VIL(EN) disabling, -0.3 V to 7.0 V rating.
7 NR/SS2 passive Noise reduction capacitor pin for channel 2 reducing output RMS noise and setting output ramp rate to limit inrush current, -0.3 V to 3.6 V rating.
8 SS_CTRL2 input Soft-start control pin for channel 2 connected to GND or IN2 for normal or fast charging of NR/SS2 capacitor, -0.3 V to VIN2 + 0.3 V rating.
9 PG2 tri_state Open-drain power-good indicator pin for LDO2 output voltage with 5 mA maximum sink current, requires 10 kΩ to 100 kΩ external pullup resistor.
10 FB2 input Feedback input for channel 2 control loop error amplifier setting output voltage range 0.8 V to 5.0 V, -0.3 V to 3.6 V rating.
11 OUT2 output Regulated output 2 with 1 A maximum output current and 0.8 V to 5.0 V range, requires 10 µF minimum output capacitor for stability.
12 OUT2 output Regulated output 2 with 1 A maximum output current and 0.8 V to 5.0 V range, requires 10 µF minimum output capacitor for stability.
13 GND power_in Device ground connection to thermal pad.
14 OUT1 output Regulated output 1 with 1 A maximum output current and 0.8 V to 5.0 V range, requires 10 µF minimum output capacitor for stability.
15 OUT1 output Regulated output 1 with 1 A maximum output current and 0.8 V to 5.0 V range, requires 10 µF minimum output capacitor for stability.
16 FB1 input Feedback input for channel 1 control loop error amplifier setting output voltage range 0.8 V to 5.0 V, -0.3 V to 3.6 V rating.
17 PG1 tri_state Open-drain power-good indicator pin for LDO1 output voltage with 5 mA maximum sink current, requires 10 kΩ to 100 kΩ external pullup resistor.
18 SS_CTRL1 input Soft-start control pin for channel 1 connected to GND or IN1 for normal or fast charging of NR/SS1 capacitor, -0.3 V to VIN1 + 0.3 V rating.
19 NR/SS1 passive Noise reduction capacitor pin for channel 1 reducing output RMS noise and setting output ramp rate to limit inrush current, -0.3 V to 3.6 V rating.
20 EN1 input Enable pin for channel 1 controlling regulator on/off with VEN ≥ VIH(EN) enabling and VEN ≤ VIL(EN) disabling, -0.3 V to 7.0 V rating.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-20(4x4)
Category Power Management (PMIC)
Pins 21

CAD (KiCad official)

  • Symbol: TPS7A8801RTJT
  • Footprint: Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm
  • 3D model: QFN-20(4x4) (KiCad packages3D, STEP)
  • 3D model files: tps7a8801rtjt-etched.step / tps7a8801rtjt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps7a8801rtjt.step / tps7a8801rtjt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 322cb027ed338f57, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF