component
STM32F373V8H6
Public Made by Adomby adom
STMicroelectronics Microcontrollers (MCU/MPU/SOC), UFBGA-100. Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSTM32F373V8H6
STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · UFBGA-100
STM32F373V8H6 from STMicroelectronics, in a UFBGA-100. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| B2 | PE2 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions TSC_G7_IO1 and TRACECLK. |
| A1 | PE3 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions TSC_G7_IO2 and TRACED0. |
| B1 | PE4 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions TSC_G7_IO3 and TRACED1. |
| C2 | PE5 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions TSC_G7_IO4 and TRACED2. |
| D2 | PE6 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate function TRACED3; additional functions WKUP3 and RTC_TAMPER3. |
| E2 | VBAT | power_in | Backup power supply for the RTC and backup registers. |
| C1 | PC13 | bidirectional | Standard 3.3 V I/O supplied through the power switch, which sinks only 3 mA: output speed must not exceed 2 MHz at 30 pF max load and the pin must not be used as a current source; additional functions WKUP2, ALARM_OUT, CALIB_OUT, TIMESTAMP, RTC_TAMPER1. |
| D1 | PC14 | bidirectional | Standard 3.3 V I/O supplied through the power switch with the same 3 mA limit (max 2 MHz at 30 pF, not usable as a current source); additional function OSC32_IN. |
| E1 | PC15 | bidirectional | Standard 3.3 V I/O supplied through the power switch with the same 3 mA limit (max 2 MHz at 30 pF, not usable as a current source); additional function OSC32_OUT. |
| F2 | PF9 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate function TIM14_CH1. |
| G2 | PF10 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; no function is listed for this pin in Table 11. |
| F1 | PF0 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate function I2C2_SDA; additional function OSC_IN. |
| G1 | PF1 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate function I2C2_SCL; additional function OSC_OUT. |
| H2 | NRST | bidirectional | Active-low bidirectional device reset input / internal reset output with embedded weak pull-up resistor. |
| H1 | PC0 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate function TIM5_CH1_ETR; additional function ADC_IN10. |
| J2 | PC1 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate function TIM5_CH2; additional function ADC_IN11. |
| J3 | PC2 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI2_MISO/I2S2_MCK and TIM5_CH3; additional function ADC_IN12. |
| K2 | PC3 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI2_MOSI/I2S2_SD and TIM5_CH4; additional function ADC_IN13. |
| J1 | PF2 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate function I2C2_SMBA. |
| K1 | VSSA/VREF- | power_in | Analog ground. |
| M1 | VDDA | power_in | Analog power supply. |
| L1 | VREF+ | power_in | Reference voltage for ADC, COMP and DAC. |
| L2 | PA0 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions USART2_CTS, TIM2_CH1_ETR, TIM5_CH1_ETR, TIM19_CH1, TSC_G1_IO1, COMP1_OUT; additional functions RTC_TAMPER2, WKUP1, ADC_IN0, COMP1_INM. |
| M2 | PA1 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI3_SCK/I2S3_CK, USART2_RTS, TIM2_CH2, TIM15_CH1N, TIM5_CH2, TIM19_CH2, TSC_G1_IO2, RTC_REFIN; additional functions ADC_IN1, COMP1_INP. |
| K3 | PA2 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions COMP2_OUT, SPI3_MISO/I2S3_MCK, USART2_TX, TIM2_CH3, TIM15_CH1, TIM5_CH3, TIM19_CH3, TSC_G1_IO3; additional functions ADC_IN2, COMP2_INM. |
| L3 | PA3 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI3_MOSI/I2S3_SD, USART2_RX, TIM2_CH4, TIM15_CH2, TIM5_CH4, TIM19_CH4, TSC_G1_IO4; additional functions ADC_IN3, COMP2_INP. |
| E3 | PF4 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; no function is listed for this pin in Table 11. |
| H3 | VDD_2 | power_in | Digital power supply. |
| M3 | PA4 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, USART2_CK, TIM3_CH2, TIM12_CH1, TSC_G2_IO1; additional functions ADC_IN4, DAC1_OUT1. |
| K4 | PA5 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI1_SCK/I2S1_CK, CEC, TIM2_CH1_ETR, TIM14_CH1, TIM12_CH2, TSC_G2_IO2; additional functions ADC_IN5, DAC1_OUT2. |
| L4 | PA6 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI1_MISO/I2S1_MCK, COMP1_OUT, TIM3_CH1, TIM13_CH1, TIM16_CH1, TSC_G2_IO3; additional functions ADC_IN6, DAC2_OUT1. |
| M4 | PA7 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions TSC_G2_IO4, TIM14_CH1, SPI1_MOSI/I2S1_SD, TIM17_CH1, TIM3_CH2, COMP2_OUT; additional function ADC_IN7. |
| K5 | PC4 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions TIM13_CH1, TSC_G3_IO1, USART1_TX; additional function ADC_IN14. |
| L5 | PC5 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions TSC_G3_IO2, USART1_RX; additional function ADC_IN15. |
| M5 | PB0 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions SPI1_MOSI/I2S1_SD, TIM3_CH3, TSC_G3_IO3, TIM3_CH2; additional functions ADC_IN8, SDADC1_AIN6P. |
| M6 | PB1 | bidirectional | 3.3 V tolerant I/O directly connected to the ADC, floating input after reset; alternate functions TIM3_CH4 and TSC_G3_IO4; additional functions ADC_IN9, SDADC1_AIN5P, SDADC1_AIN6M. |
| L6 | PB2 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN4P and SDADC2_AIN6P. |
| M7 | PE7 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN3P, SDADC1_AIN4M, SDADC2_AIN5P, SDADC2_AIN6M. |
| L7 | PE8 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN8P and SDADC2_AIN8P. |
| M8 | PE9 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN7P, SDADC1_AIN8M, SDADC2_AIN7P, SDADC2_AIN8M. |
| L8 | PE10 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional function SDADC1_AIN2P. |
| M9 | PE11 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN1P, SDADC1_AIN2M, SDADC2_AIN4P. |
| L9 | PE12 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN0P, SDADC2_AIN3P, SDADC2_AIN4M. |
| M10 | PE13 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC1_AIN0M and SDADC2_AIN2P. |
| M11 | PE14 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; additional functions SDADC2_AIN1P and SDADC2_AIN2M. |
| M12 | PE15 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; alternate function USART3_RX; additional function SDADC2_AIN0P. |
| L10 | PB10 | bidirectional | Standard 3.3 V I/O powered by VDDSD12, floating input after reset; alternate functions SPI2_SCK/I2S2_CK, USART3_TX, CEC, TSC_SYNC, TIM2_CH3; additional function SDADC2_AIN0M. |
| L11 | VREFSD- | power_in | External reference voltage for SDADC1, SDADC2 and SDADC3 (negative input), also the negative SDADC analog input in single-ended mode. |
| F12 | VSSSD | power_in | Ground for SDADC1, SDADC2 and SDADC3. |
| G12 | VDDSD12 | power_in | Power supply for SDADC1 and SDADC2. |
| L12 | VDDSD3 | power_in | Power supply for SDADC3. |
| K12 | VREFSD+ | power_in | External reference voltage for SDADC1, SDADC2 and SDADC3 (positive input). |
| K11 | PB14 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions SPI2_MISO/I2S2_MCK, USART3_RTS, TIM15_CH1, TIM12_CH1, TSC_G6_IO1; additional function SDADC3_AIN8P. |
| K10 | PB15 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions SPI2_MOSI/I2S2_SD, TIM15_CH1N, TIM15_CH2, TIM12_CH2, TSC_G6_IO2, RTC_REFIN; additional functions SDADC3_AIN7P and SDADC3_AIN8M. |
| K9 | PD8 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions SPI2_SCK/I2S2_CK, USART3_TX, TSC_G6_IO3; additional function SDADC3_AIN6P. |
| K8 | PD9 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions USART3_RX and TSC_G6_IO4; additional functions SDADC3_AIN5P and SDADC3_AIN6M. |
| J12 | PD10 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate function USART3_CK; additional function SDADC3_AIN4P. |
| J11 | PD11 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate function USART3_CTS; additional functions SDADC3_AIN3P and SDADC3_AIN4M. |
| J10 | PD12 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions USART3_RTS, TIM4_CH1, TSC_G8_IO1; additional function SDADC3_AIN2P. |
| H12 | PD13 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions TIM4_CH2 and TSC_G8_IO2; additional functions SDADC3_AIN1P and SDADC3_AIN2M. |
| H11 | PD14 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions TIM4_CH3 and TSC_G8_IO3; additional function SDADC3_AIN0P. |
| H10 | PD15 | bidirectional | Standard 3.3 V I/O powered by VDDSD3, floating input after reset; alternate functions TIM4_CH4 and TSC_G8_IO4; additional function SDADC3_AIN0M. |
| E12 | PC6 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions TIM3_CH1 and SPI1_NSS/I2S1_WS. |
| E11 | PC7 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions TIM3_CH2 and SPI1_SCK/I2S1_CK. |
| E10 | PC8 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_MISO/I2S1_MCK and TIM3_CH3. |
| D12 | PC9 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_MOSI/I2S1_SD and TIM3_CH4. |
| D11 | PA8 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI2_SCK/I2S2_CK, I2C2_SMBA, USART1_CK, TIM4_ETR, TIM5_CH1_ETR, MCO. |
| D10 | PA9 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions SPI2_MISO/I2S2_MCK, I2C2_SCL, USART1_TX, TIM2_CH3, TIM15_BKIN, TIM13_CH1, TSC_G4_IO1. |
| C12 | PA10 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions SPI2_MOSI/I2S2_SD, I2C2_SDA, USART1_RX, TIM2_CH4, TIM17_BKIN, TIM14_CH1, TSC_G4_IO2. |
| B12 | PA11 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI2_NSS/I2S2_WS, SPI1_NSS/I2S1_WS, USART1_CTS, CAN_RX, TIM4_CH1, USB_DM, TIM5_CH2, COMP1_OUT. |
| A12 | PA12 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_SCK/I2S1_CK, USART1_RTS, CAN_TX, USB_DP, TIM16_CH1, TIM4_CH2, TIM5_CH3, COMP2_OUT. |
| A11 | PA13 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_MISO/I2S1_MCK, USART3_CTS, IR_OUT, TIM16_CH1N, TIM4_CH3, TIM5_CH4, TSC_G4_IO3, SWDIO-JTMS. |
| C11 | PF6 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions SPI1_MOSI/I2S1_SD, USART3_RTS, TIM4_CH4, I2C2_SCL. |
| F11 | VSS_3 | power_in | Ground. |
| G11 | VDD_3 | power_in | Digital power supply. |
| A10 | PA14 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions I2C1_SDA, TIM12_CH1, TSC_G4_IO4, SWCLK-JTCK. |
| A9 | PA15 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, I2C1_SCL, TIM2_CH1_ETR, TIM12_CH2, TSC_SYNC, JTDI. |
| B11 | PC10 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI3_SCK/I2S3_CK, USART3_TX, TIM19_CH1. |
| C10 | PC11 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI3_MISO/I2S3_MCK, USART3_RX, TIM19_CH2. |
| B10 | PC12 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI3_MOSI/I2S3_SD, USART3_CK, TIM19_CH3. |
| C9 | PD0 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions CAN_RX and TIM19_CH4. |
| B9 | PD1 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions CAN_TX and TIM19_ETR. |
| C8 | PD2 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate function TIM3_ETR. |
| B8 | PD3 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI2_MISO/I2S2_MCK and USART2_CTS. |
| B7 | PD4 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI2_MOSI/I2S2_SD and USART2_RTS. |
| A6 | PD5 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate function USART2_TX. |
| B6 | PD6 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI2_NSS/I2S2_WS and USART2_RX. |
| A5 | PD7 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI2_SCK/I2S2_CK and USART2_CK. |
| A8 | PB3 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TIM13_CH1, TSC_G5_IO1, JTDO-TRACESWO. |
| A7 | PB4 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_MISO/I2S1_MCK, SPI3_MISO/I2S3_MCK, USART2_RX, TIM16_CH1, TIM3_CH1, TIM17_BKIN, TIM15_CH1N, TSC_G5_IO2, NJTRST. |
| C5 | PB5 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions SPI1_MOSI/I2S1_SD, SPI3_MOSI/I2S3_SD, I2C1_SMBAl, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM17_CH1, TIM19_ETR. |
| B5 | PB6 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions I2C1_SCL, USART1_TX, TIM16_CH1N, TIM3_CH3, TIM4_CH1, TIM19_CH1, TIM15_CH1, TSC_G5_IO3. |
| B4 | PB7 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions I2C1_SDA, USART1_RX, TIM17_CH1N, TIM3_CH4, TIM4_CH2, TIM19_CH2, TIM15_CH2, TSC_G5_IO4. |
| A4 | BOOT0 | input | Dedicated BOOT0 pin used for boot memory selection. |
| A3 | PB8 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions SPI2_SCK/I2S2_CK, I2C1_SCL, USART3_TX, CAN_RX, CEC, TIM16_CH1, TIM4_CH3, TIM19_CH3, COMP1_OUT, TSC_SYNC. |
| B3 | PB9 | bidirectional | 5 V tolerant I/O with FM+ capability (FTf), floating input after reset; alternate functions SPI2_NSS/I2S2_WS, I2C1_SDA, USART3_RX, CAN_TX, IR_OUT, TIM17_CH1, TIM4_CH4, TIM19_CH4, COMP2_OUT. |
| C3 | PE0 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate functions USART1_TX and TIM4_ETR. |
| A2 | PE1 | bidirectional | 5 V tolerant (FT) I/O, floating input after reset; alternate function USART1_RX. |
| D3 | VSS_1 | power_in | Ground. |
| C4 | VDD_1 | power_in | Digital power supply. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | UFBGA-100 |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
CAD (KiCad official)
- Symbol:
STM32F373V8H6 - Footprint:
Package_BGA:UFBGA-100_7x7mm_Layout12x12_P0.5mm - 3D model: UFBGA-100 (KiCad packages3D, STEP)
- 3D model files:
stm32f373v8h6-etched.step/stm32f373v8h6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stm32f373v8h6.step/stm32f373v8h6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (137 pp, sha256
fd00ebf096b21764, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).