component

MC74ACT541DTG

Public Unreviewed

by Ray

onsemi Buffers, Drivers, Receivers, Transceivers, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicmc74act541dtg
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

MC74ACT541DTG

onsemi · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

MC74ACT541DTG from onsemi, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ~{OE1} input Output Enable 1 (active low). When both ~OE1 and ~OE2 are low, the eight Y outputs follow the A inputs; if either is high, all Y outputs are in high-impedance (3-state).
2 A1 input Channel 1 data input. TTL-compatible logic input driving noninverting buffer 1 to output Y1 (pin 18) when enabled.
3 A2 input Channel 2 data input. TTL-compatible logic input driving noninverting buffer 2 to output Y2 (pin 17) when enabled.
4 A3 input Channel 3 data input. TTL-compatible logic input driving noninverting buffer 3 to output Y3 (pin 16) when enabled.
5 A4 input Channel 4 data input. TTL-compatible logic input driving noninverting buffer 4 to output Y4 (pin 15) when enabled.
6 A5 input Channel 5 data input. TTL-compatible logic input driving noninverting buffer 5 to output Y5 (pin 14) when enabled.
7 A6 input Channel 6 data input. TTL-compatible logic input driving noninverting buffer 6 to output Y6 (pin 13) when enabled.
8 A7 input Channel 7 data input. TTL-compatible logic input driving noninverting buffer 7 to output Y7 (pin 12) when enabled.
9 A8 input Channel 8 data input. TTL-compatible logic input driving noninverting buffer 8 to output Y8 (pin 11) when enabled.
10 GND power_in Ground reference (0 V). Referenced to VCC per the Maximum Ratings and Recommended Operating Conditions tables.
11 Y8 tri_state Channel 8 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A8 when both output enables are asserted low; otherwise high-Z.
12 Y7 tri_state Channel 7 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A7 when both output enables are asserted low; otherwise high-Z.
13 Y6 tri_state Channel 6 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A6 when both output enables are asserted low; otherwise high-Z.
14 Y5 tri_state Channel 5 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A5 when both output enables are asserted low; otherwise high-Z.
15 Y4 tri_state Channel 4 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A4 when both output enables are asserted low; otherwise high-Z.
16 Y3 tri_state Channel 3 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A3 when both output enables are asserted low; otherwise high-Z.
17 Y2 tri_state Channel 2 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A2 when both output enables are asserted low; otherwise high-Z.
18 Y1 tri_state Channel 1 3-state noninverting buffer output. Drives ±24 mA (IOH/IOL at VCC = 4.5 V). Follows A1 when both output enables are asserted low; otherwise high-Z.
19 ~{OE2} input Output Enable 2 (active low). Both ~OE1 and ~OE2 must be low to enable the Y outputs; asserting either high forces all outputs into the high-impedance (3-state) mode.
20 VCC power_in Positive supply. 'ACT devices operate over VCC = 4.5 V to 5.5 V (typ 5.0 V); absolute max 7.0 V referenced to GND.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • MC74ACT541DTG
  • MC74ACT541DTGDTR2G
  • MC74ACT541DTGDWG
  • MC74ACT541DTGDWR2G

CAD (KiCad official)

  • Symbol: MC74ACT541DTG
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (11 pp, sha256 f2e11c53591e726e, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF