Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MAX706TESA-HXY

HXY MOSFET · Supervisor and Reset ICs · SOP-8

MAX706TESA-HXY from HXY MOSFET, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 !MR input Manual reset input, active low. Internal ~20kΩ pull-up to VCC. A logic low for at least tMR (150ns min) asserts the reset outputs.
2 VCC power_in Supply voltage input. Operating range 3.0V to 5.5V for the 706R/706T family (typ. 5V). Reset asserted when VCC falls below VRT = 3.08V (typ) for the T variant.
3 GND power_in Ground reference for the device.
4 PFI input Power-fail comparator inverting input, 1.25V (typ) internal reference. Drives !PFO low when PFI falls below 1.25V. Tie to GND or VCC if unused. Input current ±25nA.
5 !PFO output Power-fail comparator output, active low. Goes low when PFI < 1.25V (typ). Push-pull; VOL ≤ 0.4V at 3.2mA sink, VOH ≥ VCC-1.5V at 800µA source.
6 WDI input Watchdog input. If not toggled within tWD (1.6s typ), !WDO is asserted low. Leave floating (high impedance) to disable the watchdog. Min pulse width tWP = 50ns at VCC ≥ 4.5V.
7 !RESET output Active-low reset output. Asserted when VCC < VRT (3.08V typ for T), when !MR is asserted, or during power-up. Remains asserted for tRS (200ms typ) after VCC returns above VRT. Push-pull output.
8 !WDO output Watchdog output, active low. Goes low if WDI is not toggled within the watchdog timeout tWD (1.6s typ), or during reset. Push-pull; VOL ≤ 0.4V at 1.2mA.

Key specifications

Parameter Value
Manufacturer HXY MOSFET
Package SOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • MAX706TESA-HXY
  • MAX706TESA-HXYEPA
  • MAX706TESA-HXYCPA
  • MAX706TESA-HXYEUA
  • MAX706TESA-HXYCUA

CAD (KiCad official)

  • Symbol: MAX706TESA-HXY
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: max706tesa-hxy-etched.step / max706tesa-hxy-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max706tesa-hxy.step / max706tesa-hxy.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HXY MOSFET datasheet (20 pp, sha256 519b55ef659b3c93, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF