component
AT25128B-SSHL-B
Public Made by Adomby adom
Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownAT25128B-SSHL-B
Microchip Tech · EEPROM · SOIC-8
AT25128B-SSHL-B from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select: device is selected when CS is low, and when deselected SI data is not accepted and SO stays high-impedance; should follow VCC at power-up (pull-up ≤10 kΩ recommended). |
| 2 | SO | tri_state | Serial Data Output: data is shifted out on the falling edge of SCK during a read, and the pin is high-impedance when the device is not selected or in Hold mode. |
| 3 | WP | input | Write-Protect: when low with WPEN bit set to 1, all write operations to the STATUS register are inhibited; high allows normal read/write, and the pin should be driven high or low as appropriate. |
| 4 | GND | power_in | Ground reference for the device power supply, to be connected to system ground. |
| 5 | SI | input | Serial Data Input: receives instructions, addresses and data, latched on the rising edge of SCK. |
| 6 | SCK | input | Serial Data Clock: synchronizes master communication, with SI latched on the rising edge and SO clocked out on the falling edge. |
| 7 | HOLD | input | Suspend Serial Input: brought low while SCK is low to pause serial communication without resetting the sequence, with SI ignored and SO high-impedance during hold; should be driven high or low as appropriate. |
| 8 | VCC | power_in | Device power supply pin, operating from 1.8V to 5.5V; operation at invalid VCC voltages may produce spurious results. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VCC1 | 1.8 | 5.5 | V | 9 | ||
| Supply Voltage | VCC2 | 2.5 | 5.5 | V | 9 | ||
| Supply Voltage | VCC3 | 4.5 | 5.5 | V | 9 | ||
| Supply Current | ICC1 | 9 | 10 | mA | VCC = 5.0V at 20 MHz, SO = Open, Read | 9 | |
| Supply Current | ICC2 | 5 | 7 | mA | VCC = 5.0V at 10 MHz, SO = Open, Read, Write | 9 | |
| Supply Current | ICC3 | 2.2 | 3.5 | mA | VCC = 5.0V at 1 MHz, SO = Open, Read, Write | 9 | |
| Standby Current | ISB1 | 0.2 | 3 | µA | VCC = 1.8V, CS = VCC | 9 | |
| Standby Current | ISB2 | 0.5 | 3 | µA | VCC = 2.5V, CS = VCC | 10 | |
| Standby Current | ISB3 | 2 | 5 | µA | VCC = 5.0V, CS = VCC | 10 | |
| Input Leakage | IIL | -3 | 3 | µA | VIN = 0V to VCC | 10 | |
| Output Leakage | IOL | -3 | 3 | µA | VIN = 0V to VCC, TAC = 0°C to +70°C | 10 | |
| Input Low-Voltage (min) | VIL | -1 | V | 10 | |||
| Output Low-Voltage | VOL1 | 0.4 | V | 3.6V ≤ VCC ≤ 5.5V IOL = 3.0 mA | 10 | ||
| Output Low-Voltage | VOL2 | 0.2 | V | 1.8V ≤ VCC ≤ 3.6V IOL = 0.15 mA | 10 | ||
| Operating temperature | -55 | 125 | °C | 9 | |||
| Storage temperature | -65 | 150 | °C | 9 | |||
| Voltage on any pin with respect to ground | -1 | 7 | V | 9 | |||
| VCC | VCC | 6.25 | V | 9 | |||
| DC output current | 5 | mA | 9 | ||||
| ESD protection | 4 | kV | > 4 kV | 9 | |||
| Operating Temperature (Case), Industrial | -40 | 85 | °C | 9 | |||
| VCC Power Supply, Low-Voltage Grade | VCC | 1.8 | 5.5 | V | 9 | ||
| SCK Clock Frequency | fSCK | 0 | 20 | MHz | VCC = 4.5V to 5.5V | 10 | |
| SCK Clock Frequency | fSCK | 0 | 10 | MHz | VCC = 2.5V to 5.5V | 10 | |
| SCK Clock Frequency | fSCK | 0 | 5 | MHz | VCC = 1.8V to 5.5V | 10 | |
| Input Rise Time | tRI | 2000 | ns | VCC = 1.8V to 5.5V | 10 | ||
| Input Fall Time | tFI | 2000 | ns | VCC = 1.8V to 5.5V | 11 | ||
| SCK High Time | tWH | 20 | ns | VCC = 4.5V to 5.5V | 11 | ||
| SCK High Time | tWH | 80 | ns | VCC = 1.8V to 5.5V | 11 | ||
| SCK Low Time | tWL | 20 | ns | VCC = 4.5V to 5.5V | 11 | ||
| SCK Low Time | tWL | 80 | ns | VCC = 1.8V to 5.5V | 11 | ||
| CS High Time | tCS | 100 | ns | VCC = 4.5V to 5.5V | 11 | ||
| CS High Time | tCS | 200 | ns | VCC = 1.8V to 5.5V | 11 | ||
| CS Setup Time | tCSS | 100 | ns | VCC = 4.5V to 5.5V | 11 | ||
| CS Setup Time | tCSS | 200 | ns | VCC = 1.8V to 5.5V | 11 | ||
| CS Hold Time | tCSH | 100 | ns | VCC = 4.5V to 5.5V | 11 | ||
| CS Hold Time | tCSH | 200 | ns | VCC = 1.8V to 5.5V | 11 | ||
| Data In Setup Time | tSU | 5 | ns | VCC = 4.5V to 5.5V | 11 | ||
| Data In Setup Time | tSU | 20 | ns | VCC = 1.8V to 5.5V | 11 | ||
| Data In Hold Time | tH | 5 | ns | VCC = 4.5V to 5.5V | 11 | ||
| Data In Hold Time | tH | 20 | ns | VCC = 1.8V to 5.5V | 11 | ||
| HOLD Setup Time | tHD | 5 | ns | VCC = 4.5V to 5.5V | 11 | ||
| HOLD Setup Time | tHD | 20 | ns | VCC = 1.8V to 5.5V | 11 | ||
| HOLD Hold Time | tCD | 5 | ns | VCC = 4.5V to 5.5V | 11 | ||
| HOLD Hold Time | tCD | 20 | ns | VCC = 1.8V to 5.5V | 11 | ||
| Output Valid | tV | 0 | 20 | ns | VCC = 4.5V to 5.5V | 12 | |
| Output Valid | tV | 0 | 80 | ns | VCC = 1.8V to 5.5V | 12 | |
| HOLD to Output Low Z | tLZ | 0 | 25 | ns | VCC = 4.5V to 5.5V | 12 | |
| HOLD to Output Low Z | tLZ | 0 | 100 | ns | VCC = 1.8V to 5.5V | 12 | |
| HOLD to Output High Z | tHZ | 25 | ns | VCC = 4.5V to 5.5V | 12 | ||
| HOLD to Output High Z | tHZ | 100 | ns | VCC = 1.8V to 5.5V | 12 | ||
| Output Disable Time | tDIS | 25 | ns | VCC = 4.5V to 5.5V | 12 | ||
| Output Disable Time | tDIS | 100 | ns | VCC = 1.8V to 5.5V | 12 | ||
| Write Cycle Time | tWC | 5 | ms | VCC = 1.8V to 5.5V | 12 | ||
| Time required after VCC is stable before the device can accept instructions | tPUP | 100 | µs | 13 | |||
| Power-on Reset Threshold Voltage | VPOR | 1.5 | V | 13 | |||
| Minimum time at VCC = 0V between power cycles | tPOFF | 0.03 | ms | 13 | |||
| Output Capacitance (SO) | COUT | 8 | pF | VOUT = 0V | 14 | ||
| Input Capacitance (CS, SCK, SI, WP, HOLD) | CIN | 6 | pF | VIN = 0V | 14 | ||
| Write Endurance | 1e+06 | Write Cycles | TA = 25°C, VCC = 3.3V, Page Write mode | 14 | |||
| Data Retention | 100 | Years | TA = 55°C | 14 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] © 2017 Microchip Technology Inc. | 28 |
CAD (KiCad official)
- Symbol:
AT25128B-SSHL-B - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
at25128b-sshl-b-etched.step/at25128b-sshl-b-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);at25128b-sshl-b.step/at25128b-sshl-b.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (42 pp, sha256
2dd1a33ab8023436, retrieved 2026-10-24, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).