component

L-ASC10-1SG48I

Public Made by Adom

by adom

Lattice Power Management Specialized - PMIC, QFN-48-EP(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icsl-asc10-1sg48ifactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

L-ASC10-1SG48I

Lattice · Power Management Specialized - PMIC · QFN-48-EP(7x7)

L-ASC10-1SG48I from Lattice, in a QFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GPIO6 bidirectional Digital input or open-drain output, reset Low.
2 HVOUT1 output Current source or open-drain output, reset Low.
3 HVOUT2 output Current source or open-drain output, reset Low.
4 WDAT input ASC interface data signal input.
5 RDAT output ASC interface data signal output.
6 WRCLK input ASC interface clock signal input.
7 ASCCLK output 8 MHz ASC clock output, tristate CMOS.
8 VCCA power_in Main power supply.
9 HVOUT3 output Current source or open-drain output, reset Low.
10 HVOUT4 output Current source or open-drain output, reset Low.
11 GPIO8 bidirectional Digital input or open-drain output, reset Hi-Z.
12 GPIO9 bidirectional Digital input or open-drain output, reset Hi-Z.
13 GPIO10 bidirectional Digital input or open-drain output, reset Low.
14 SDA bidirectional Slave I2C serial data, bi-directional pin.
15 SCL input Slave I2C serial clock input.
16 I2C_ADDR passive Resistor input to set I2C address low bits.
17 HIMONP passive 12 V current monitor input source.
18 HIMONN_HVMON passive 12 V current monitor input return and voltage monitor input.
19 IMON1P passive Low voltage current monitor input source.
20 IMON1N passive Low voltage current monitor input return.
21 TMON1P passive Temperature monitor input source.
22 TMON1N passive Temperature monitor input return.
23 TMON2P passive Temperature monitor input source.
24 TMON2N passive Temperature monitor input return.
25 VMON1GS passive Voltage monitor input ground sense.
26 VMON1 passive Voltage monitor input.
27 VMON2GS passive Voltage monitor input ground sense.
28 VMON2 passive Voltage monitor input.
29 VMON3GS passive Voltage monitor input ground sense.
30 VMON3 passive Voltage monitor input.
31 VMON4GS passive Voltage monitor input ground sense.
32 VMON4 passive Voltage monitor input.
33 VCCA power_in Main power supply.
34 VMON5 passive Voltage monitor input.
35 VMON6 passive Voltage monitor input.
36 VMON7 passive Voltage monitor input.
37 VMON8 passive Voltage monitor input.
38 VMON9 passive Voltage monitor input.
39 TRIM1 output Trim DAC output, reset Hi-Z.
40 TRIM2 output Trim DAC output, reset Hi-Z.
41 TRIM3 output Trim DAC output, reset Hi-Z.
42 TRIM4 output Trim DAC output, reset Hi-Z.
43 RESETb bidirectional Active-low device reset; do not drive from external devices.
44 GPIO1 bidirectional Digital input or open-drain output, reset Low.
45 GPIO2 bidirectional Digital input or open-drain output, reset Low.
46 GPIO3 bidirectional Digital input or open-drain output, reset Low.
47 GPIO4 bidirectional Digital input or open-drain output, reset Low.
48 GPIO5 bidirectional Digital input or open-drain output, reset Low.
49 GND power_in Exposed die pad is the device ground.

Key specifications

Parameter Value
Manufacturer Lattice
Package QFN-48-EP(7x7)
Category Power Management ICs
Pins 49

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Main Power Supply VCCA -0.5 4.5 V 3
VMON input voltage VIN_VMON -0.5 6 V 3
High voltage IMON input voltage VIN_HIMONP -0.5 13.3 V 3
Open-drain output voltage HVOUT [1:4] VOUT -0.5 13.3 V 3
Maximum Sink Current on any output ISINKMAX 23 mA 3
Device Storage Temperature TS -65 125 ºC 3
Ambient Temperature TA -40 125 ºC 3
Main Power Supply VCCA 2.8 3.6 V 4
VMON input voltage VIN_VMON -0.3 5.9 V 4
VMON input voltage ground sense VIN_VMONGS -0.2 0.3 V 4
High voltage IMON input voltage VIN_HIMONP 4.5 13.2 V 4
High voltage IMON return/ VMON input voltage VIN_HIMONN 4.5 13.2 V 4
High voltage IMON differential voltage VDIFF_HIMON 0 500 mV 4
Low voltage IMON1 input voltage VIN_IMONP 0.6 5.9 V Low Side Sense Disabled 4
Low voltage IMON1 input voltage VIN_IMONP -0.3 1 V Low Side Sense Enabled 4
Low voltage IMON1 return voltage VIN_IMONN 0.6 5.9 V Low Side Sense Disabled 4
Low voltage IMON1 return voltage VIN_IMONN -0.3 1 V Low Side Sense Enabled 4
Low voltage IMON1 differential voltage VDIFF_IMON 0 500 mV 4
Digital input voltage VIN_GPIO -0.3 5.5 V 4
Open-drain output voltage HVOUT [1:4] VOUT -0.3 13.2 V 4
Ambient Temperature TA -40 85 ºC 4
Supply Current ICCA 25 35 mA VCCA = 3.3 V, Ta 25 ºC 4
Temperature Error, Remote Sensor TMON_REMOTE 1 ºC Ta=-40 to +85 ºC, Td=-64 to 150 ºC 9
Internal Sensor Accuracy relative to ambient TMON_INT 1 ºC Ta=-40 to +85 ºC 9
TMON Range TMON -64 155 ºC Programmable threshold range 9
Temperature measurement limit Tlimit 160 ºC 9
Maximum capacitance between TMONP and TMONN pins CTMON 200 pF 9
Equivalent external resistance to sensor RTMONSeries 200 ohms 9
Ideality Factor n Tn 0.9 2 Programmable in software 9
Input leakage, no pull-up, pull-down IIL,IIH -10 10 µA 10
Voltage input, logic low GPIO[1:10] VIL 0.8 V GPIO[1:10] 10
Voltage input, logic high GPIO[1:10] VIH 2 V GPIO[1:10] 10
VOL HVOUT[1:4] (open drain mode) VOL 0.8 V ISINK = 10 mA 10
All digital outputs sink current sum ISINKTOTAL 130 mA All digital outputs 10
Programmable Duty Cycle Range Duty Cycle 6.25 93.75 % Switched mode, programmable in software 10
Full scale range FSR -320 320 mV Margin/Trim DAC 11
Output source/sink current IOUT -200 200 µA Margin/Trim DAC 11
Maximum load capacitance C_LOAD 50 pF 11
Internal ASC0 Clock CLKASC 7.6 8 8.4 MHz 11
Externally Applied Clock CLKext 7.6 8 8.4 MHz 11
Gate driver output voltage VPP 12 Volts Four settings in software 10

CAD (KiCad official)

  • Symbol: L-ASC10-1SG48I
  • Footprint: Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm
  • 3D model: QFN-48-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: l-asc10-1sg48i-etched.step / l-asc10-1sg48i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); l-asc10-1sg48i.step / l-asc10-1sg48i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Lattice datasheet (106 pp, sha256 b03b319b75c4ee94, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF