Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

HD3SS3202RSVR

Texas Instruments · Analog Switches, Multiplexers · UQFN-16(1.8x2.6)

HD3SS3202RSVR from Texas Instruments, in a UQFN-16(1.8x2.6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0n bidirectional Port A channel 0 high-speed negative signal for differential pair routing.
2 GND power_in Ground connection.
3 VCC power_in 3.3-V power supply input at 3.3V ±10% as per recommended operating conditions.
4 A1p bidirectional Port A channel 1 high-speed positive signal for differential pair routing.
5 A1n bidirectional Port A channel 1 high-speed negative signal for differential pair routing.
6 SEL input Port select control pin routing Port A to Port B (low) or Port A to Port C (high); 0.01 µF capacitor to GND recommended for noise immunity.
7 C1n bidirectional Port C channel 1 high-speed negative signal (connector side) for differential pair routing.
8 C1p bidirectional Port C channel 1 high-speed positive signal (connector side) for differential pair routing.
9 C0n bidirectional Port C channel 0 high-speed negative signal (connector side) for differential pair routing.
10 C0p bidirectional Port C channel 0 high-speed positive signal (connector side) for differential pair routing.
11 B1n bidirectional Port B channel 1 high-speed negative signal (connector side) for differential pair routing.
12 B1p bidirectional Port B channel 1 high-speed positive signal (connector side) for differential pair routing.
13 B0n bidirectional Port B channel 0 high-speed negative signal (connector side) for differential pair routing.
14 B0p bidirectional Port B channel 0 high-speed positive signal (connector side) for differential pair routing.
15 OEn input Active-low chip enable for normal operation (low) or shutdown (high); 0.01 µF capacitor to GND recommended for noise immunity.
16 A0p bidirectional Port A channel 0 high-speed positive signal for differential pair routing.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package UQFN-16(1.8x2.6)
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: HD3SS3202RSVR
  • Footprint: Package_DFN_QFN:UQFN-16_1.8x2.6mm_P0.4mm
  • 3D model: UQFN-16(1.8x2.6), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.55 mm nominal UFQFPN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: hd3ss3202rsvr-etched.step / hd3ss3202rsvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hd3ss3202rsvr.step / hd3ss3202rsvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 3fd4e3f2a7f318c9, retrieved 2026-10-01, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF