Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CD4503BM96

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-16

CD4503BM96 from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIS A input Disable control A; a high level puts the four buffers it controls (D1-D4) into the high-impedance state.
2 D1 input Data input to buffer 1, with input voltage range -0.5V to VDD+0.5V.
3 Q1 tri_state 3-state noninverting output of buffer 1, high-Z when its disable input is high.
4 D2 input Data input to buffer 2, with input voltage range -0.5V to VDD+0.5V.
5 Q2 tri_state 3-state noninverting output of buffer 2, high-Z when its disable input is high.
6 D3 input Data input to buffer 3, with input voltage range -0.5V to VDD+0.5V.
7 Q3 tri_state 3-state noninverting output of buffer 3, high-Z when its disable input is high.
8 VSS power_in Ground / negative supply terminal; all voltages are referenced to VSS.
9 Q4 tri_state 3-state noninverting output of buffer 4, high-Z when its disable input is high.
10 D4 input Data input to buffer 4, with input voltage range -0.5V to VDD+0.5V.
11 Q5 tri_state 3-state noninverting output of buffer 5, high-Z when its disable input is high.
12 D5 input Data input to buffer 5, with input voltage range -0.5V to VDD+0.5V.
13 Q6 tri_state 3-state noninverting output of buffer 6, high-Z when its disable input is high.
14 D6 input Data input to buffer 6, with input voltage range -0.5V to VDD+0.5V.
15 DIS B input Disable control B; a high level puts the remaining two buffers (D5, D6) into the high-impedance state.
16 VDD power_in Positive supply; recommended 3V to 18V, absolute maximum -0.5V to +20V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: CD4503BM96
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: cd4503bm96-etched.step / cd4503bm96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd4503bm96.step / cd4503bm96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 246ed0d2bf252cc1, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF