component
MCP617T-I
Public Made by Adomby adom
Microchip Tech Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownMCP617T-I
Microchip Tech · Operational Amplifier · SOIC-8
MCP617T-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Op amp A output, a low-impedance voltage source with rail-to-rail swing. |
| 2 | VINA- | input | Op amp A inverting input, a high-impedance PNP input with low bias current. |
| 3 | VINA+ | input | Op amp A non-inverting input, a high-impedance PNP input with low bias current. |
| 4 | VSS | power_in | Negative power supply, connected to ground in single-supply use; VDD must be 2.3V to 5.5V above it. |
| 5 | VINB+ | input | Op amp B non-inverting input, a high-impedance PNP input with low bias current. |
| 6 | VINB- | input | Op amp B inverting input, a high-impedance PNP input with low bias current. |
| 7 | VOUTB | output | Op amp B output, a low-impedance voltage source with rail-to-rail swing. |
| 8 | VDD | power_in | Positive power supply, 2.3V to 5.5V above VSS, and needs bypass capacitors. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Amplifiers |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | -150 | 150 | µV | TA=+25°C, VDD=2.3V to 5.5V | 3 | |
| Power Supply Rejection | PSRR | 86 | 105 | dB | 3 | ||
| Input Bias Current | IB | -35 | -15 | -5 | nA | TA=+25°C | 3 |
| Input Bias Current at Temperature | IB | -70 | -21 | nA | TA = -40°C | 3 | |
| Common Mode Rejection Ratio | CMRR | 80 | 100 | dB | VDD = 5.0V, VCM = 0.0V to 4.1V | 3 | |
| DC Open-Loop Gain (large signal) | AOL | 100 | 120 | dB | RL = 25 kΩ to VDD/2, VOUT = 0.05V to VDD, 0.05V | 3 | |
| DC Open-Loop Gain (large signal) | AOL | 95 | 115 | dB | RL = 5 kΩ to VDD/2, VOUT = 0.1V to VDD, 0.1V | 3 | |
| Maximum Output Voltage Swing, low (VOL = VSS + 15 mV min per table, VOH = VDD, 20 mV) | VOL, VOH | 15 | 20 | mV | RL = 25 kΩ to VDD/2, 0.5V input overdrive; printed as VSS + 15 to VDD, 20 | 3 | |
| Maximum Output Voltage Swing | VOL, VOH | 45 | 60 | mV | RL = 5 kΩ to VDD/2, 0.5V input overdrive; printed as VSS + 45 to VDD, 60 | 3 | |
| Linear Output Voltage Range | VOUT | 50 | 50 | mV | RL = 25 kΩ to VDD/2, AOL ≥ 100 dB; printed as VSS + 50 to VDD, 50 | 3 | |
| Linear Output Voltage Range | VOUT | 100 | 100 | mV | RL = 5 kΩ to VDD/2, AOL ≥ 95 dB; printed as VSS + 100 to VDD, 100 | 3 | |
| Supply Voltage | VDD | 2.3 | 5.5 | V | 3 | ||
| Quiescent Current per Amplifier | IQ | 12 | 19 | 25 | µA | IO = 0 | 3 |
| Specified Temperature Range | TA | -40 | 85 | °C | 5 | ||
| Operating Temperature Range | TA | -40 | 125 | °C | Note 1: reduced performance; TJ must not exceed +150°C | 5 | |
| Storage Temperature Range | TA | -65 | 150 | °C | 5 | ||
| Supply Voltage (VDD, VSS) | VDD-VSS | 7 | V | 3 | |||
| Current at Analog Input Pins | -2 | 2 | mA | VIN+ and VIN- | 3 | ||
| Current at Output and Supply Pins | -30 | 30 | mA | 3 | |||
| Storage Temperature | -65 | 150 | °C | 3 | |||
| Maximum Junction Temperature | TJ | 150 | °C | 3 | |||
| ESD Protection HBM | 4 | kV | All pins, HBM (MM: 400V) | 3 | |||
| Thermal Resistance, 8L-SOIC | θJA | 149.5 | °C/W | 5 | |||
| Input Offset Drift with Temperature | ΔVOS/ΔTA | 2.5 | µV/°C | TA = -40°C to +85°C, printed ±2.5 | 3 | ||
| Input Bias Current at Temperature | IB | -12 | nA | TA = +85°C | 3 | ||
| Input Offset Current | IOS | 0.15 | nA | printed ±0.15 | 3 | ||
| Output Short Circuit Current | ISC | 7 | mA | VDD = 2.3V, printed ±7 | 3 | ||
| Output Short Circuit Current | ISC | 17 | mA | VDD = 5.5V, printed ±17 | 3 | ||
| Gain Bandwidth Product | GBWP | 190 | kHz | 4 | |||
| Phase Margin | PM | 57 | ° | G = +1V/V | 4 | ||
| Slew Rate | SR | 0.08 | V/µs | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | P = Plastic DIP (300 mil Body), 8-lead, 14-lead SN = Plastic SOIC (3.90 mm body), 8-lead | 35 |
CAD (KiCad official)
- Symbol:
MCP617T-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
mcp617t-i-etched.step/mcp617t-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp617t-i.step/mcp617t-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (38 pp, sha256
e536871ef9439435, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).