Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AIS2DW12TR

STMicroelectronics · Accelerometers · LGA-12(2x2)

AIS2DW12TR from STMicroelectronics, in a LGA-12(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SCL/SPC tri_state I²C serial clock line (open-drain) or SPI serial port clock; operates as bidirectional clock in I²C mode and input in SPI mode.
2 CS input SPI chip select (active low) and I²C/SPI mode selection pin (1: SPI idle/I²C enabled, 0: SPI communication); internally pulled high.
3 SDO/SA0 bidirectional SPI serial data output (SDO) in SPI mode or I²C device address selection bit (SA0) in I²C mode; internally pulled high.
4 SDA/SDI/SDO tri_state I²C serial data line (SDA, open-drain) in I²C mode, SPI serial data input (SDI) in SPI 4-wire mode, or 3-wire serial data output (SDO); open-drain in I²C mode.
5 NC unconnected Not internally connected; can be tied to VDD, VDDIO, or GND without affecting device operation.
6 GND power_in Ground reference voltage (0 V) for core and analog circuits.
7 RES input Reset pin (active low); must be connected to ground (GND) for normal operation.
8 GND power_in Ground reference voltage (0 V) for I/O circuits.
9 VDD power_in Main power supply input for accelerometer core; operating voltage range 1.62 V to 3.6 V per Table 5.
10 VDD_IO power_in Power supply for I/O pins; operating voltage range 1.62 V to Vdd+0.1 V; can be maintained independently while main VDD is removed without blocking communication bus.
11 INT2 bidirectional Interrupt output pin 2 (push-pull); can be configured as external clock input for single data conversion on-demand mode operation per section 3.2.2.
12 INT1 output Interrupt output pin 1 (push-pull); indicates data-ready, wakeup, free-fall, FIFO threshold, or 6D orientation change events based on CTRL4_INT1 register configuration.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LGA-12(2x2)
Category Sensors
Pins 12

CAD (KiCad official)

  • Symbol: AIS2DW12TR
  • Footprint: Package_LGA:LGA-12_2x2mm_P0.5mm
  • 3D model: LGA-12(2x2) (KiCad packages3D, STEP)
  • 3D model files: ais2dw12tr-etched.step / ais2dw12tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ais2dw12tr.step / ais2dw12tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (60 pp, sha256 05926576de1d0e21, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF