component

SN74LV32APWR

Public Unreviewed

by Ray

Texas Instruments Gates, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicsn74lv32apwr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN74LV32APWR

Texas Instruments · Gates · TSSOP-14

SN74LV32APWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A. CMOS logic input, overvoltage tolerant up to 5.5 V independent of VCC. VIH = VCC x 0.7 (at VCC = 3-5.5 V).
2 1B input Gate 1 input B. CMOS logic input, overvoltage tolerant up to 5.5 V independent of VCC.
3 1Y output Gate 1 output Y = 1A OR 1B. Push-pull CMOS output; IOH/IOL up to +/-12 mA at VCC = 4.5-5.5 V.
4 2A input Gate 2 input A. CMOS logic input, overvoltage tolerant up to 5.5 V.
5 2B input Gate 2 input B. CMOS logic input, overvoltage tolerant up to 5.5 V.
6 2Y output Gate 2 output Y = 2A OR 2B. Push-pull CMOS output.
7 GND power_in Ground reference (0 V) for the device.
8 3Y output Gate 3 output Y = 3A OR 3B. Push-pull CMOS output.
9 3A input Gate 3 input A. CMOS logic input, overvoltage tolerant up to 5.5 V.
10 3B input Gate 3 input B. CMOS logic input, overvoltage tolerant up to 5.5 V.
11 4Y output Gate 4 output Y = 4A OR 4B. Push-pull CMOS output.
12 4A input Gate 4 input A. CMOS logic input, overvoltage tolerant up to 5.5 V.
13 4B input Gate 4 input B. CMOS logic input, overvoltage tolerant up to 5.5 V.
14 VCC power_in Positive supply pin. Operating range 2 V to 5.5 V; absolute maximum 7 V. Decouple locally with a 0.1 uF capacitor to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74LV32APWR
  • SN74LV32APWRD
  • SN74LV32APWRDR
  • SN74LV32APWRDB
  • SN74LV32APWRDBR
  • SN74LV32APWRDGV
  • SN74LV32APWRDGVR
  • SN74LV32APWRNS
  • SN74LV32APWRNSR
  • SN74LV32APWRRGY
  • SN74LV32APWRRGYR

CAD (KiCad official)

  • Symbol: SN74LV32APWR
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 210e1ed80049ebc9, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF