Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PMS171B-S16

PADAUK Tech · Microcontrollers (MCU/MPU/SOC) · SOP-16

PMS171B-S16 from PADAUK Tech, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB4/AD4/TM2PWM bidirectional Port B bit 4 digital I/O with optional pull-high, ADC channel 4 analog input, or Timer2 PWM output; clear bit 4 of pbdier when used as analog input.
2 PB5/AD5/TM3PWM/INT0A bidirectional Port B bit 5 digital I/O with optional pull-high, ADC channel 5 input, Timer3 PWM output, or external interrupt line 0A (rising, falling or both edges).
3 PB6/AD6/CIN4-/TM3PWM bidirectional Port B bit 6 digital I/O with optional pull-high or pull-low, ADC channel 6 input, comparator minus input 4, or Timer3 PWM output.
4 PB7/AD7/CIN5-/TM3PWM bidirectional Port B bit 7 digital I/O with optional pull-high (PMOS super large current output, typ. 135mA at VDD=5.0V), ADC channel 7 input, comparator minus input 5, or Timer3 PWM output.
5 VDD/AVDD power_in Positive supply for the digital core and the ADC (double-bonded internally), operating range 1.8V to 5.5V.
6 PA7/X1 bidirectional Port A bit 7 digital I/O with optional pull-high, or crystal XIN; clear bit 7 of padier when a crystal is used to avoid leakage current.
7 PA6/X2 bidirectional Port A bit 6 digital I/O with optional pull-high, or crystal XOUT; clear bit 6 of padier when a crystal is used to avoid leakage current.
8 PA5/PRSTB bidirectional Port A bit 5 input or open-drain output, or hardware reset input; VIL max is 0.1 VDD, and a 33 ohm series resistor is advised for noise immunity.
9 PA3/AD8/CIN0-/TM2PWM bidirectional Port A bit 3 digital I/O with optional pull-high, ADC channel 8 input, comparator minus input 0, or Timer2 PWM output.
10 PA4/AD9/CIN+/CIN1-/INT1A bidirectional Port A bit 4 digital I/O with optional pull-high, ADC channel 9 input, comparator plus input or minus input 1, or external interrupt line 1A.
11 PA0/AD10/CO/INT0 bidirectional Port A bit 0 digital I/O with optional pull-high, ADC channel 10 input, comparator output, or external interrupt line 0.
12 GND/AGND power_in Digital and analog ground (double-bonded internally to one external pin).
13 PB0/TM2PWM/INT1 bidirectional Port B bit 0 input or open-drain output (NMOS super large current sink, typ. 135mA at VDD=5.0V), Timer2 PWM output, or external interrupt line 1.
14 PB1/AD1/Vref bidirectional Port B bit 1 digital I/O with optional pull-high, ADC channel 1 input, or external ADC reference high voltage.
15 PB2/AD2/TM2PWM bidirectional Port B bit 2 digital I/O with optional pull-high, ADC channel 2 input, or Timer2 PWM output.
16 PB3/AD3 bidirectional Port B bit 3 digital I/O with optional pull-high or pull-low, or ADC channel 3 analog input.

Key specifications

Parameter Value
Manufacturer PADAUK Tech
Package SOP-16
Category Embedded Processors & Controllers
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Voltage VDD 1.8 5 5.5 V Subject to LVR tolerance 16
Low Voltage Reset Tolerance LVR% -5 5 % 16
Input low voltage for IO lines (PA5) VIL 0 0.1 V PA5; max printed as 0.1 VDD 16
Input low voltage for IO lines (other IO) VIL 0 0.2 V other IO; max printed as 0.2 VDD 16
Input high voltage for IO lines (PA5) VIH 0.8 V PA5; min printed as 0.8 VDD, max VDD 16
Input high voltage for IO lines (other IO) VIH 0.7 V other IO; min printed as 0.7 VDD, max VDD 16
Input voltage VIN -0.3 0.3 V max printed as VDD +0.3 16
Injected current on pin IINJ(PIN) 1 mA VDD +0.3≧VIN≧ -0.3 16
Band-gap Reference Voltage VBG 1.145 1.2 1.255 V VDD=1.8V~5.5V, -20C<Ta<70C 16
Power Down Current IPD 0.6 1 uA fSYS=0Hz, VDD=5.0V (max 1) / VDD=3.3V (0.6) 16
Power Save Current IPS 3 uA VDD=5.0V; fSYS=ILRC; only ILRC enabled 16
Operating Current (IHRC/16) IOP 0.7 mA fSYS=IHRC/16=[email protected] 16
Operating Current (ILRC) IOP 35 uA fSYS=ILRC=[email protected] 16
Power On Reset Voltage VPOR 1.8 V Subject to LVR tolerance 17
IHRC frequency after calibration fIHRC 15.76 16 16.24 MHz 25C, VDD=2.0V~5.5V 17
IHRC frequency after calibration fIHRC 15.2 16.8 MHz VDD=2.0V~5.5V, 0C<Ta<70C 17
IHRC frequency after calibration fIHRC 13.6 18.4 MHz VDD=1.8V~5.5V, 0C<Ta<70C 17
Interrupt pulse width tINT 30 ns VDD = 5.0V 17
ADC Input Voltage VADC 0 5.5 V max printed as VDD 17
ADC Differential NonLinearity AD DNL -2 2 LSB 17
ADC Integral NonLinearity AD INL -4 4 LSB 17
ADC offset ADos -5 5 mV @ VDD =3V 17
RAM data retention voltage VDR 1.5 V in stop mode 17
System boot-up period, Normal boot-up tSBP 55 ms VDD =5V 17
System boot-up period, Fast boot-up tSBP 820 us VDD =5V 17
External reset pulse width tRST 120 us @ VDD =5V 17
Comparator offset CPos 10 20 mV printed ±10 typ, ±20 max 17
Comparator input common mode CPcm 0 V max printed as VDD -1.5 17
Comparator response time CPspt 100 500 ns Both Rising and Falling 17
Stable time to change comparator mode CPmc 2.5 7.5 us 17
Comparator current consumption CPcs 20 uA VDD = 3.3V 17
Supply Voltage (absolute maximum) 1.8 5.5 V 18
Input Voltage (absolute maximum) -0.3 0.3 V max printed as VDD + 0.3V 18
Operating Temperature -20 70 °C 18
Junction Temperature 150 °C 18
Storage Temperature -50 125 °C 18

CAD (KiCad official)

  • Symbol: PMS171B-S16
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: pms171b-s16-etched.step / pms171b-s16-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pms171b-s16.step / pms171b-s16.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PADAUK Tech datasheet (87 pp, sha256 453a9f3cfe4078e5, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF