component
ATTINY44A-SSU
Public Made by Adomby adom
Microchip Tech Microcontrollers (MCU/MPU/SOC), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownATTINY44A-SSU
Microchip Tech · Microcontrollers (MCU/MPU/SOC) · SOIC-14
ATTINY44A-SSU from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Supply voltage pin; the device operates from 1.8 to 5.5 V. |
| 2 | PB0 | bidirectional | Port B bit 0 is a bidirectional I/O pin with selectable internal pull-up, also serving as XTAL1/CLKI (PCINT8), and it is tri-stated when reset becomes active. |
| 3 | PB1 | bidirectional | Port B bit 1 is a bidirectional I/O pin with selectable internal pull-up, also serving as XTAL2 (PCINT9), and it is tri-stated when reset becomes active. |
| 4 | PB3 | bidirectional | Port B bit 3 is a bidirectional I/O pin with selectable internal pull-up that acts as the RESET input (PCINT11/RESET/dW) unless the RSTDISBL fuse is programmed to 0, in which case it is a normal I/O pin. |
| 5 | PB2 | bidirectional | Port B bit 2 is a bidirectional I/O pin with selectable internal pull-up, also serving as INT0, OC0A, CKOUT and PCINT10, and it is tri-stated when reset becomes active. |
| 6 | PA7 | bidirectional | Port A bit 7 is a bidirectional I/O pin with selectable internal pull-up, also serving as ICP, OC0B, ADC7 and PCINT7, and it is tri-stated when reset becomes active. |
| 7 | PA6 | bidirectional | Port A bit 6 is a bidirectional I/O pin with selectable internal pull-up, also serving as OC1A, SDA, MOSI, DI, ADC6 and PCINT6, and it is tri-stated when reset becomes active. |
| 8 | PA5 | bidirectional | Port A bit 5 is a bidirectional I/O pin with selectable internal pull-up, also serving as DO, MISO, OC1B, ADC5 and PCINT5, and it is tri-stated when reset becomes active. |
| 9 | PA4 | bidirectional | Port A bit 4 is a bidirectional I/O pin with selectable internal pull-up, also serving as USCK, SCL, T1, ADC4 and PCINT4, and it is tri-stated when reset becomes active. |
| 10 | PA3 | bidirectional | Port A bit 3 is a bidirectional I/O pin with selectable internal pull-up, also serving as T0, ADC3 and PCINT3, and it is tri-stated when reset becomes active. |
| 11 | PA2 | bidirectional | Port A bit 2 is a bidirectional I/O pin with selectable internal pull-up, also serving as AIN1, ADC2 and PCINT2, and it is tri-stated when reset becomes active. |
| 12 | PA1 | bidirectional | Port A bit 1 is a bidirectional I/O pin with selectable internal pull-up, also serving as AIN0, ADC1 and PCINT1, and it is tri-stated when reset becomes active. |
| 13 | PA0 | bidirectional | Port A bit 0 is a bidirectional I/O pin with selectable internal pull-up, also serving as AREF, ADC0 and PCINT0, and it is tri-stated when reset becomes active. |
| 14 | GND | power_in | Ground reference pin for the device. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-14 |
| Category | Embedded Processors & Controllers |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Voltage | VCC | 1.8 | 5.5 | V | 1 | ||
| Industrial Temperature Range | -40 | 85 | °C | 1 | |||
| Speed Grade | 0 | 4 | MHz | VCC = 1.8 - 5.5V | 1 | ||
| Speed Grade | 0 | 10 | MHz | VCC = 2.7 - 5.5V | 1 | ||
| Speed Grade | 0 | 20 | MHz | VCC = 4.5 - 5.5V | 1 | ||
| Calibrated Oscillator Target Frequency Range (user calibration) | 7.3 | 8.1 | MHz | User calibration, fixed frequency within | 175 | ||
| Operating Temperature | -55 | 125 | °C | 173 | |||
| Storage Temperature | -65 | 150 | °C | 173 | |||
| Voltage on any pin except RESET with respect to Ground | -0.5 | V | Printed as VCC+0.5V; expression not stored as number | 173 | |||
| Voltage on RESET with respect to Ground | -0.5 | 13 | V | 173 | |||
| Maximum Operating Voltage | 6 | V | 173 | ||||
| DC Current per I/O Pin | 40 | mA | 173 | ||||
| DC Current VCC and GND Pins | 200 | mA | 173 | ||||
| Input Low Voltage | VIL | -0.5 | V | VCC = 1.8V - 2.4V | 173 | ||
| Input Low Voltage, RESET Pin as Reset | VIL | -0.5 | V | VCC = 1.8V - 5.5 | 173 | ||
| Output Low Voltage (except RESET pin) | VOL | 0.6 | V | IOL = 10 mA, VCC = 5V | 173 | ||
| Output Low Voltage (except RESET pin) | VOL | 0.5 | V | IOL = 5 mA, VCC = 3V | 173 | ||
| Output High-voltage (except RESET pin) | VOH | 4.3 | V | IOH = -10 mA, VCC = 5V | 173 | ||
| Output High-voltage (except RESET pin) | VOH | 2.5 | V | IOH = -5 mA, VCC = 3V | 173 | ||
| Input Leakage Current I/O Pin (pin low, absolute value) | ILIL | 1 | µA | VCC = 5.5V, pin low (absolute value) | 173 | ||
| Input Leakage Current I/O Pin (pin high, absolute value) | ILIH | 1 | µA | VCC = 5.5V, pin high (absolute value) | 173 | ||
| Pull-up Resistor, I/O Pin | RPU | 20 | 50 | kΩ | VCC = 5.5V, input low | 173 | |
| Pull-up Resistor, Reset Pin | RPU | 30 | 60 | kΩ | VCC = 5.5V, input low | 173 | |
| Supply Current, Active Mode | ICC | 0.25 | 0.5 | mA | f = 1 MHz, VCC = 2V | 174 | |
| Supply Current, Active Mode | ICC | 1.2 | 2 | mA | f = 4 MHz, VCC = 3V | 174 | |
| Supply Current, Active Mode | ICC | 4.4 | 7 | mA | f = 8 MHz, VCC = 5V | 174 | |
| Supply Current, Idle Mode | ICC | 0.04 | 0.2 | mA | f = 1 MHz, VCC = 2V | 174 | |
| Supply Current, Idle Mode | ICC | 0.25 | 0.6 | mA | f = 4 MHz, VCC = 3V | 174 | |
| Supply Current, Idle Mode | ICC | 1.3 | 2 | mA | f = 8 MHz, VCC = 5V | 174 | |
| Supply Current, Power-Down Mode | ICC | 4 | 10 | µA | WDT enabled, VCC = 3V | 174 | |
| Supply Current, Power-Down Mode | ICC | 0.13 | 2 | µA | WDT disabled, VCC = 3V | 174 | |
| Calibration Accuracy, Factory Calibration | -10 | 10 | % | Factory calibration, target 8.0 MHz, VCC 3V, 25°C | 175 | ||
| Calibration Accuracy, User Calibration | -1 | 1 | % | User calibration, fixed frequency, fixed voltage 1.8V - 5.5V, fixed temperature -40°C to +85°C | 175 | ||
| Minimum Pulse Width on RESET Pin | tRST | 2000 | ns | VCC = 1.8V | 176 | ||
| Minimum Pulse Width on RESET Pin | tRST | 700 | ns | VCC = 3V | 176 | ||
| Minimum Pulse Width on RESET Pin | tRST | 400 | ns | VCC = 5V | 176 | ||
| Internal Bandgap Reference Voltage | VBG | 1 | 1.1 | 1.2 | V | VCC = 5V, TA = 25°C | 176 |
| Minimum Pulse Width on Brown-out Reset | tBOD | 2 | µs | 176 | |||
| Power-On Reset Release Threshold | VPOR | 1.1 | 1.4 | 1.6 | V | Threshold where device is released from reset when voltage is rising | 176 |
| Power-On Reset Activation Threshold | VPOA | 0.6 | 1.3 | 1.6 | V | 176 | |
| VBOT, BODLEVEL[2:0] = 110 | VBOT | 1.7 | 1.8 | 2 | V | BODLEVEL[2:0] = 110 | 176 |
| VBOT, BODLEVEL[2:0] = 101 | VBOT | 2.5 | 2.7 | 2.9 | V | BODLEVEL[2:0] = 101 | 176 |
| VBOT, BODLEVEL[2:0] = 100 | VBOT | 4.1 | 4.3 | 4.5 | V | BODLEVEL[2:0] = 100 | 176 |
| ADC Absolute Accuracy (single-ended) | 2 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 177 | |||
| ADC Absolute Accuracy (single-ended) | 2.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 1 MHz | 177 | |||
| ADC Integral Non-Linearity (INL) | 1 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 177 | |||
| ADC Differential Non-linearity (DNL) | 0.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 177 | |||
| ADC Gain Error | 2 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 177 | |||
| ADC Offset Error (Absolute) | 1.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 177 | |||
| ADC Conversion Time | 14 | 280 | µs | Free Running Conversion | 177 | ||
| Internal Voltage Reference (ADC) | VINT | 1 | 1.1 | 1.2 | V | 177 | |
| Input Offset Voltage (Analog Comparator) | VAIO | 40 | mV | VCC = 5V, VIN = VCC / 2 | 180 | ||
| Input Leakage Current (Analog Comparator) | ILAC | -50 | 50 | nA | VCC = 5V, VIN = VCC / 2 | 180 | |
| Analog Propagation Delay (from saturation to slight overdrive) | tAPD | 750 | ns | VCC = 2.7V | 180 | ||
| Analog Propagation Delay (from saturation to slight overdrive) | tAPD | 500 | ns | VCC = 4.0V | 180 | ||
| Clock Period (external clock drive) | tCLCL | 250 | ns | VCC = 1.8 - 5.5V | 175 | ||
| High Time (external clock drive) | tCHCX | 100 | ns | VCC = 1.8 - 5.5V | 175 | ||
| Low Time (external clock drive) | tCLCX | 100 | ns | VCC = 1.8 - 5.5V | 175 | ||
| Rise Time (external clock drive) | tCLCH | 2 | µs | VCC = 1.8 - 5.5V | 175 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | , H: NiPdAu lead finish, F, N, U: matte tin | 270 |
CAD (KiCad official)
- Symbol:
ATTINY44A-SSU - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
attiny44a-ssu-etched.step/attiny44a-ssu-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);attiny44a-ssu.step/attiny44a-ssu.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (286 pp, sha256
b449fc327372862b, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).