Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

D5V0L4B5V-7

Diodes Incorporated · ESD And Surge Protection (TVS/ESD) · SOT-553

D5V0L4B5V-7 from Diodes Incorporated, in a SOT-553. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CH1 passive ESD-protected bi-directional channel 1 input, clamped to common pin 2, with VRWM 5.0V max and 15pF typical channel capacitance.
2 COMMON passive Common reference pin of the TVS array to which all four channels are clamped; the datasheet specifies clamping and capacitance as measured from channel to pin 2.
3 CH3 passive ESD-protected bi-directional channel 3 input, clamped to common pin 2, with VRWM 5.0V max and 15pF typical channel capacitance.
4 CH4 passive ESD-protected bi-directional channel 4 input, clamped to common pin 2, with VRWM 5.0V max and 15pF typical channel capacitance.
5 CH5 passive ESD-protected bi-directional channel input (fourth channel in the schematic), clamped to common pin 2, with VRWM 5.0V max and 15pF typical channel capacitance.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-553
Category Circuit Protection
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Reverse Working Voltage VRWM 5 V 2
Breakdown Voltage VBR 6 7 8 V IR = 1.0mA 2
Reverse Leakage Current IR 10 100 nA VRWM = 5V 2
Clamping Voltage VCL 7 9 V IPP = 1A, tp = 8/20μS 2
Clamping Voltage VCL 8.7 10.7 V IPP = 3A, tp = 8/20μS 2
Clamping Voltage VCL 10.5 12 V IPP = 5A, tp = 8/20μS 2
Clamping Voltage VCL 11.5 14 V IPP = 6A, tp = 8/20μS 2
Channel Input Capacitance CT 15 20 pF VIN = 0V, f = 1MHz (Channel to Pin 2) 2
Peak Pulse Power Dissipation PPP 84 W 8/20μs, Per Fig. 2 2
Peak Pulse Current IPP 6 A 8/20μs, Per Fig. 2 2
ESD Protection, Contact Discharge VESD_Contact -30 30 kV Standard IEC 61000-4-2 2
ESD Protection, Air Discharge VESD_Air -30 30 kV Standard IEC 61000-4-2 2
Package Power Dissipation PD 380 mW Note 5 (device mounted on FR-4 PCB, 2oz copper, AP02001 pad layout) 2
Thermal Resistance, Junction to Ambient RθJA 327 °C/W Note 5 (device mounted on FR-4 PCB, 2oz copper, AP02001 pad layout) 2
Operating Junction Temperature Range TJ -65 150 °C 2
Storage Temperature Range TSTG -65 150 °C 2
Differential Resistance RDIF 0.2 Ω IR = 1.0A, tp = 8/20μS 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts Copper tin • Terminals: Matte Tin Finish annealed over Copper leadframe 1

CAD (KiCad official)

  • Symbol: D5V0L4B5V-7
  • Footprint: Package_TO_SOT_SMD:SOT-553
  • 3D model: SOT-553 (KiCad packages3D, STEP)
  • 3D model files: d5v0l4b5v-7-etched.step / d5v0l4b5v-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); d5v0l4b5v-7.step / d5v0l4b5v-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (5 pp, sha256 36f6a9803b6f0d71, retrieved 2026-10-21, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF