component

TPIC6C596D

Public Made by Adom

by adom

Texas Instruments Shifting Register, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icstpic6c596dfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TPIC6C596D

Texas Instruments · Shifting Register · SOIC-16

TPIC6C596D from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Logic supply voltage, recommended 4.5 V to 5.5 V with an absolute maximum of 7 V.
2 SER IN input Serial data input to the 8-bit shift register, with 15 ns setup and 15 ns hold relative to the rising edge of SRCK.
3 DRAIN0 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
4 DRAIN1 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
5 DRAIN2 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
6 DRAIN3 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
7 CLR input Shift register clear, active-low; when low, all registers in the device are cleared.
8 G input Output enable, active-low; when held high, all output buffers are held low and all drain outputs are off.
9 SER OUT output Serial data output clocked out of the device on the falling edge of SRCK to support cascaded stages.
10 RCK input Register clock; transfers shift register data to the storage register on its rising edge.
11 DRAIN4 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
12 DRAIN5 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
13 DRAIN6 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
14 DRAIN7 output Open-drain DMOS output rated 33 V drain-to-source and 100 mA continuous sink current.
15 SRCK input Shift register clock; data is shifted into the shift register on its rising edge.
16 GND power_in Power ground; all voltages are referenced to GND and each power DMOS source is internally connected to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Logic ICs
Pins 16

CAD (KiCad official)

  • Symbol: TPIC6C596D
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: tpic6c596d-etched.step / tpic6c596d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tpic6c596d.step / tpic6c596d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 a2fc58849952edbb, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF