component
HC32F072PATA-LQFP100
Public Made by Adomby adom
HDSC HDSC, LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownHC32F072PATA-LQFP100
HDSC · HDSC · LQFP-100(14x14)
HC32F072PATA-LQFP100 from HDSC, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PE02 | bidirectional | General-purpose I/O port E bit 2 with digital function PCA_ECI. |
| 2 | PE03 | bidirectional | General-purpose I/O port E bit 3 with digital function PCA_CH0. |
| 3 | PE04 | bidirectional | General-purpose I/O port E bit 4 with digital function PCA_CH1. |
| 4 | PE05 | bidirectional | General-purpose I/O port E bit 5 with digital function PCA_CH2. |
| 5 | PE06 | bidirectional | General-purpose I/O port E bit 6 with digital function PCA_CH3. |
| 6 | VCAP | power_out | LDO core supply output for internal circuits only, requires an external decoupling capacitor of at least 1uF. |
| 7 | PC13 | bidirectional | General-purpose I/O port C bit 13 with TIM3_CH1B, I2S0_SCK and LVD0 input functions. |
| 8 | XTLI/PC14 | bidirectional | General-purpose I/O port C bit 14, also external low-speed 32.768kHz crystal input XTLI. |
| 9 | XTLO/PC15 | bidirectional | General-purpose I/O port C bit 15, also external low-speed 32.768kHz crystal output XTLO. |
| 10 | PF09 | bidirectional | General-purpose I/O port F bit 9 with digital function TIM0_CHA. |
| 11 | PF10 | bidirectional | General-purpose I/O port F bit 10 with digital function TIM0_CHB. |
| 12 | XTHI/PF00 | bidirectional | General-purpose I/O port F bit 0 with I2C0_SDA, CRS_SYNC, UART1_TXD, also external high-speed 4~32MHz crystal input XTHI. |
| 13 | XTHO/PF01 | bidirectional | General-purpose I/O port F bit 1 with I2C0_SCL, TIM4_CHB, UART1_RXD, also external high-speed crystal output XTHO. |
| 14 | RESETB | input | Active-low reset input with a non-disconnectable internal weak pull-up of 80kOhm typical. |
| 15 | PC00 | bidirectional | General-purpose I/O port C bit 0 with UART1_CTS, UART2_RTS, I2S0_MCK and analog AIN10, VC0_INP0, VC1_INN0. |
| 16 | PC01 | bidirectional | General-purpose I/O port C bit 1 with TIM5_CHB, UART1_RTS, UART2_CTS, I2S0_SD and analog AIN11, VC0_INP1, VC1_INN1. |
| 17 | PC02 | bidirectional | General-purpose I/O port C bit 2 with SPI1_MISO, UART2_RXD and analog AIN12, VC0_INP2, VC1_INN2. |
| 18 | PC03 | bidirectional | General-purpose I/O port C bit 3 with SPI1_MOSI, UART2_TXD and analog AIN13, VC0_INP3, VC1_INN3. |
| 19 | PF02 | bidirectional | General-purpose I/O port F bit 2 with no digital function listed. |
| 20 | AVSS | power_in | Analog ground. |
| 21 | AVCC | power_in | Analog supply, 1.8~5.5V and must equal DVCC. |
| 22 | PF03 | bidirectional | General-purpose I/O port F bit 3 with no digital function listed. |
| 23 | PA00 | bidirectional | General-purpose I/O port A bit 0 with UART1_CTS, LPUART1_TXD, TIM0_ETR, VC0_OUT, TIM1_CHA and analog AIN0. |
| 24 | PA01 | bidirectional | General-purpose I/O port A bit 1 with UART1_RTS, LPUART1_RXD, TIM0_CHB, HCLK_OUT, SPI1_MOSI and analog AIN1. |
| 25 | PA02 | bidirectional | General-purpose I/O port A bit 2 with UART1_TXD, TIM0_CHA, VC1_OUT, PCLK_OUT, SPI1_MISO and analog AIN2. |
| 26 | PA03 | bidirectional | General-purpose I/O port A bit 3 with UART1_RXD, TIM0_GATE, SPI1_CS, TIM3_CH1A and analog AIN3. |
| 27 | DVSS | power_in | Digital ground. |
| 28 | DVCC | power_in | Digital supply, 1.8~5.5V. |
| 29 | PA04 | bidirectional | General-purpose I/O port A bit 4 with SPI0_CS, UART1_TXD, PCA_CH4, LVD_OUT and analog AIN4, OP3_OUT, DAC0_OUT. |
| 30 | PA05 | bidirectional | General-purpose I/O port A bit 5 with SPI0_SCK, TIM0_ETR, PCA_ECI, XTL_OUT, XTH_OUT. |
| 31 | PA06 | bidirectional | General-purpose I/O port A bit 6 with SPI0_MISO, PCA_CH0, TIM3_BK, VC0_OUT, LPUART0_CTS. |
| 32 | PA07 | bidirectional | General-purpose I/O port A bit 7 with SPI0_MOSI, PCA_CH1, HCLK_OUT, VC1_OUT, TIM4_CHB. |
| 33 | PC04 | bidirectional | General-purpose I/O port C bit 4 with LPUART0_TXD, TIM2_ETR, IR_OUT, VC2_OUT, I2S0_WS. |
| 34 | PC05 | bidirectional | General-purpose I/O port C bit 5 with LPUART0_RXD, TIM6_CHB, PCA_CH4, I2S0_SDIN. |
| 35 | PB00 | bidirectional | General-purpose I/O port B bit 0 with PCA_CH2, TIM3_CH1B, LPUART0_TXD, TIM5_CHB, RCH_OUT, RCL_OUT, PLL_OUT. |
| 36 | PB01 | bidirectional | General-purpose I/O port B bit 1 with PCA_CH3, PCLK_OUT, TIM3_CH2B, TIM6_CHB, LPUART0_RTS, VC2_OUT, TCLK_OUT. |
| 37 | PB02 | bidirectional | General-purpose I/O port B bit 2 with PCA_ECI, LPUART1_TXD, TIM4_CHA, TIM1_BK, TIM0_BK, TIM2_BK. |
| 38 | PE07 | bidirectional | General-purpose I/O port E bit 7 with digital function TIM3_ETR. |
| 39 | PE08 | bidirectional | General-purpose I/O port E bit 8 with digital function TIM3_CH0B. |
| 40 | PE09 | bidirectional | General-purpose I/O port E bit 9 with digital function TIM3_CH0A. |
| 41 | PE10 | bidirectional | General-purpose I/O port E bit 10 with digital function TIM3_CH1B. |
| 42 | PE11 | bidirectional | General-purpose I/O port E bit 11 with digital function TIM3_CH1A. |
| 43 | PE12 | bidirectional | General-purpose I/O port E bit 12 with TIM3_CH2B, SPI0_CS, UART3_CTS. |
| 44 | PE13 | bidirectional | General-purpose I/O port E bit 13 with TIM3_CH2A, SPI0_SCK, UART3_RTS. |
| 45 | PE14 | bidirectional | General-purpose I/O port E bit 14 with TIM3_CH0B, SPI0_MISO, UART3_RXD. |
| 46 | PE15 | bidirectional | General-purpose I/O port E bit 15 with TIM3_BK, SPI0_MOSI, UART3_TXD. |
| 47 | PB10 | bidirectional | General-purpose I/O port B bit 10 with I2C1_SCL, SPI1_SCK, TIM1_CHA, LPUART0_TXD, TIM3_CH1A, LPUART1_RTS, UART1_RTS. |
| 48 | PB11 | bidirectional | General-purpose I/O port B bit 11 with I2C1_SDA, TIM1_CHB, LPUART0_RXD, TIM2_GATE, TIM6_CHA, LPUART1_CTS, UART1_CTS. |
| 49 | DVSS | power_in | Digital ground. |
| 50 | DVCC | power_in | Digital supply, 1.8~5.5V. |
| 51 | PB12 | bidirectional | General-purpose I/O port B bit 12 with SPI1_CS, TIM3_BK, LPUART0_TXD, TIM0_BK, LPUART0_RTS, TIM6_CHA. |
| 52 | PB13 | bidirectional | General-purpose I/O port B bit 13 with SPI1_SCK, I2C1_SCL, TIM3_CH0B, LPUART0_CTS, TIM1_CHA, TIM1_GATE, TIM6_CHB. |
| 53 | PB14 | bidirectional | General-purpose I/O port B bit 14 with SPI1_MISO, I2C1_SDA, TIM3_CH1B, TIM0_CHA, LPUART0_RTS, TIM1_BK. |
| 54 | PB15 | bidirectional | General-purpose I/O port B bit 15 with SPI1_MOSI, TIM3_CH2B, TIM0_CHB, TIM0_GATE, LPUART1_RXD. |
| 55 | PD08 | bidirectional | General-purpose I/O port D bit 8 with LPUART0_TXD and I2S0_SCK. |
| 56 | PD09 | bidirectional | General-purpose I/O port D bit 9 with LPUART0_RXD and I2S0_MCK. |
| 57 | PD10 | bidirectional | General-purpose I/O port D bit 10 with LPUART0_TXD and I2S0_SD. |
| 58 | PD11 | bidirectional | General-purpose I/O port D bit 11 with LPUART0_CTS and I2S0_WS. |
| 59 | PD12 | bidirectional | General-purpose I/O port D bit 12 with LPUART0_RTS and UART2_RTS. |
| 60 | PD13 | bidirectional | General-purpose I/O port D bit 13 with UART2_RXD and I2S0_SDIN. |
| 61 | PD14 | bidirectional | General-purpose I/O port D bit 14 with digital function UART2_TXD. |
| 62 | PD15 | bidirectional | General-purpose I/O port D bit 15 with CRS_SYNC and UART2_CTS. |
| 63 | PC06 | bidirectional | General-purpose I/O port C bit 6 with PCA_CH0, TIM4_CHA, TIM2_CHA, I2S1_SCK, UART3_RXD. |
| 64 | PC07 | bidirectional | General-purpose I/O port C bit 7 with PCA_CH1, TIM5_CHA, TIM2_CHB, I2S1_MCK, UART3_TXD. |
| 65 | PC08 | bidirectional | General-purpose I/O port C bit 8 with PCA_CH2, TIM6_CHA, TIM2_ETR, I2S1_SD, UART3_CTS. |
| 66 | PC09 | bidirectional | General-purpose I/O port C bit 9 with PCA_CH3, TIM4_CHB, TIM1_ETR, I2S1_WS, UART3_RTS. |
| 67 | PA08 | bidirectional | General-purpose I/O port A bit 8 with UART0_TXD, TIM3_CH0A, CRS_SYNC, CAN_STBY, TIM1_GATE, TIM4_CHA, TIM3_BK. |
| 68 | PA09 | bidirectional | General-purpose I/O port A bit 9 with UART0_TXD, TIM3_CH1A, TIM0_BK, I2C0_SCL, HCLK_OUT, TIM5_CHA. |
| 69 | PA10 | bidirectional | General-purpose I/O port A bit 10 with UART0_RXD, TIM3_CH2A, TIM2_BK, I2C0_SDA, TIM2_GATE, PCLK_OUT, TIM6_CHA. |
| 70 | USB_DM | bidirectional | USB full-speed device data minus signal. |
| 71 | USB_DP | bidirectional | USB full-speed device data plus signal. |
| 72 | PA13/SWDIO | bidirectional | General-purpose I/O port A bit 13 used as SWD debug data SWDIO, with IR_OUT, UART0_RXD, LVD_OUT, TIM3_ETR, VC2_OUT. |
| 73 | PF06 | bidirectional | General-purpose I/O port F bit 6 with I2C1_SCL, LPUART1_CTS, UART0_CTS. |
| 74 | AVSS_USB | power_in | USB module ground. |
| 75 | AVCC_USB | power_in | USB module supply, 3.0~3.6V and not above AVCC/DVCC; float or ground when USB is unused. |
| 76 | PA14/SWCLK | bidirectional | General-purpose I/O port A bit 14 used as SWD debug clock SWCLK, with UART1_TXD, UART0_TXD, TIM3_CH2A, LVD_OUT, RCH_OUT, RCL_OUT, PLL_OUT. |
| 77 | PA15 | bidirectional | General-purpose I/O port A bit 15 with SPI0_CS, UART1_RXD, LPUART1_RTS, TIM0_ETR, TIM0_CHA, TIM3_CH1A. |
| 78 | PC10 | bidirectional | General-purpose I/O port C bit 10 with LPUART1_TXD, LPUART0_TXD, PCA_CH2. |
| 79 | PC11 | bidirectional | General-purpose I/O port C bit 11 with LPUART1_RXD, LPUART0_RXD, PCA_CH3. |
| 80 | PC12 | bidirectional | General-purpose I/O port C bit 12 with LPUART0_TXD, LPUART1_TXD, PCA_CH4. |
| 81 | PD00 | bidirectional | General-purpose I/O port D bit 0 with CAN_RX and SPI1_CS. |
| 82 | PD01 | bidirectional | General-purpose I/O port D bit 1 with CAN_TX and SPI1_SCK. |
| 83 | PD02 | bidirectional | General-purpose I/O port D bit 2 with PCA_ECI, LPUART0_RTS, TIM1_ETR. |
| 84 | PD03 | bidirectional | General-purpose I/O port D bit 3 with UART1_CTS, SPI1_MISO, I2S1_SCK. |
| 85 | PD04 | bidirectional | General-purpose I/O port D bit 4 with UART1_RTS, SPI1_MOSI, I2S1_MCK. |
| 86 | PD05 | bidirectional | General-purpose I/O port D bit 5 with UART1_TXD, CAN_STBY, I2S1_SD. |
| 87 | PD06 | bidirectional | General-purpose I/O port D bit 6 with UART1_RXD and I2S1_WS. |
| 88 | PD07 | bidirectional | General-purpose I/O port D bit 7 with UART1_TXD and I2S1_SDIN. |
| 89 | PB03 | bidirectional | General-purpose I/O port B bit 3 with SPI0_SCK, TIM0_CHB, TIM1_GATE, TIM3_CH0A, XTL_OUT, XTH_OUT. |
| 90 | PB04 | bidirectional | General-purpose I/O port B bit 4 with SPI0_MISO, PCA_CH0, TIM2_BK, UART0_CTS, TIM2_GATE, TIM3_CH0B. |
| 91 | PB05 | bidirectional | General-purpose I/O port B bit 5 with SPI0_MOSI, TIM1_BK, PCA_CH1, UART0_RTS. |
| 92 | PB06 | bidirectional | General-purpose I/O port B bit 6 with I2C0_SCL, UART0_TXD, TIM1_CHB, TIM0_CHA, TIM3_CH0A. |
| 93 | PB07 | bidirectional | General-purpose I/O port B bit 7 with I2C0_SDA, UART0_RXD, TIM2_CHB, LPUART1_CTS, TIM0_CHB; also LVD monitor source. |
| 94 | BOOT0 | input | Boot select (PF11): high at reset enters ISP programming mode, low at reset runs user Flash code. |
| 95 | PB08 | bidirectional | General-purpose I/O port B bit 8 with I2C0_SCL, TIM1_CHA, CAN_RX, TIM2_CHA, TIM0_GATE, TIM3_CH2A, UART0_TXD; also LVD monitor source. |
| 96 | PB09 | bidirectional | General-purpose I/O port B bit 9 with I2C0_SDA, IR_OUT, SPI1_CS, TIM2_CHA, CAN_TX, TIM2_CHB, UART0_RXD. |
| 97 | PE00 | bidirectional | General-purpose I/O port E bit 0 with digital function TIM1_CHA. |
| 98 | PE01 | bidirectional | General-purpose I/O port E bit 1 with digital function TIM2_CHA. |
| 99 | DVSS | power_in | Digital ground. |
| 100 | DVCC | power_in | Digital supply, 1.8~5.5V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HDSC |
| Package | LQFP-100(14x14) |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| External main supply voltage (including AVCC and DVCC) | VCC - VSS | -0.3 | 5.5 | V | 46 | ||
| USB module supply voltage | AVCC_USB | 3 | 3.6 | V | 46 | ||
| Input voltage on other pins | VIN | -0.3 | 0.3 | V | Min is VSS-0.3, max is VCC+0.3 | 46 | |
| Voltage difference between supply pins | /ΔVCCx/ | 50 | mV | 46 | |||
| Voltage difference between ground pins | /VSSx - VSS/ | 50 | mV | 46 | |||
| Internal 2.5V reference voltage | VREF25 | 2.475 | 2.5 | 2.525 | V | 25°C, 3.3V | 51 |
| Internal 2.5V reference voltage | VREF25 | 2.463 | 2.5 | 2.525 | V | -40 ~ 85°C, 2.8 ~ 5.5V | 51 |
| Internal 1.5V reference voltage | VREF15 | 1.485 | 1.5 | 1.515 | V | 25°C, 3.3V | 51 |
| Internal 1.5V reference voltage | VREF15 | 1.477 | 1.5 | 1.519 | V | -40 ~ 85°C, 1.8 ~ 5.5V | 51 |
| Internal 2.5V/1.5V reference temperature coefficient | TCoeff | 120 | ppm/°C | -40 ~ 85°C | 51 | ||
| LVD external input voltage range | Vex | 0 | V | Max is VCC | 50 | ||
| LVD power consumption | Icomp | 0.12 | μA | 50 | |||
| LVD response time | Tresponse | 80 | μs | 50 | |||
| LVD setup time | Tsetup | 400 | μs | 50 | |||
| LVD hysteresis voltage | Vhyste | 40 | mV | 50 | |||
| Run mode supply current, RCH 4M | IDD (Run mode) | 1330 | 1800 | μA | All peripherals clock ON, while(1) in Flash, Vcap=1.5V, VCC=1.8-5.5V, TA=-40~85C, RCH 4M | 52 | |
| Run mode supply current, RCH 8M | IDD (Run mode) | 2490 | 3430 | μA | All peripherals clock ON, while(1) in Flash, Vcap=1.5V, VCC=1.8-5.5V, TA=-40~85C, RCH 8M | 52 | |
| Run mode supply current, RCH 16M | IDD (Run mode) | 4990 | 6570 | μA | All peripherals clock ON, while(1) in Flash, Vcap=1.5V, VCC=1.8-5.5V, TA=-40~85C, RCH 16M | 52 | |
| Run mode supply current, RCH 24M | IDD (Run mode) | 7260 | 9680 | μA | All peripherals clock ON, while(1) in Flash, Vcap=1.5V, VCC=1.8-5.5V, TA=-40~85C, RCH 24M | 52 | |
| Run mode supply current, PLL RCH4M, 48M | IDD (Run mode) | 13470 | 15750 | μA | All peripherals clock ON, while(1) in Flash, Vcap=1.5V, VCC=1.8-5.5V, TA=-40~85C, PLL RCH4M, 48M, FlashWait=1 | 52 | |
| Operating supply voltage | VCC | 1.8 | 5.5 | V | Operating conditions from the feature list | 1 | |
| Operating temperature | TA | -40 | 85 | °C | Operating conditions from the feature list | 1 |
CAD (KiCad official)
- Symbol:
HC32F072PATA-LQFP100 - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
hc32f072pata-lqfp100-etched.step/hc32f072pata-lqfp100-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);hc32f072pata-lqfp100.step/hc32f072pata-lqfp100.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HDSC datasheet (94 pp, sha256
125f84ad3757de4c, retrieved 2026-10-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).