component
TC4069UBF
Public Made by Adomby adom
TOSHIBA Inverters, SOIC-14-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTC4069UBF
TOSHIBA · Inverters · SOIC-14-208mil
TC4069UBF from TOSHIBA, in a SOIC-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I1 | input | Input of inverter 1; input voltage must stay between VSS − 0.5 V and VDD + 0.5 V, and DC input current is limited to ±10 mA. Unused inputs must be tied to VDD or VSS. |
| 2 | O1 | output | Output of inverter 1; output voltage must stay between VSS − 0.5 V and VDD + 0.5 V. |
| 3 | I2 | input | Input of inverter 2; input voltage must stay between VSS − 0.5 V and VDD + 0.5 V, and DC input current is limited to ±10 mA. Unused inputs must be tied to VDD or VSS. |
| 4 | O2 | output | Output of inverter 2; output voltage must stay between VSS − 0.5 V and VDD + 0.5 V. |
| 5 | I3 | input | Input of inverter 3; input voltage must stay between VSS − 0.5 V and VDD + 0.5 V, and DC input current is limited to ±10 mA. Unused inputs must be tied to VDD or VSS. |
| 6 | O3 | output | Output of inverter 3; output voltage must stay between VSS − 0.5 V and VDD + 0.5 V. |
| 7 | VSS | power_in | Ground reference (0 V); absolute maximum supply is VSS − 0.5 V to VSS + 20 V. |
| 8 | O4 | output | Output of inverter 4; output voltage must stay between VSS − 0.5 V and VDD + 0.5 V. |
| 9 | I4 | input | Input of inverter 4; input voltage must stay between VSS − 0.5 V and VDD + 0.5 V, and DC input current is limited to ±10 mA. Unused inputs must be tied to VDD or VSS. |
| 10 | O5 | output | Output of inverter 5; output voltage must stay between VSS − 0.5 V and VDD + 0.5 V. |
| 11 | I5 | input | Input of inverter 5; input voltage must stay between VSS − 0.5 V and VDD + 0.5 V, and DC input current is limited to ±10 mA. Unused inputs must be tied to VDD or VSS. |
| 12 | O6 | output | Output of inverter 6; output voltage must stay between VSS − 0.5 V and VDD + 0.5 V. |
| 13 | I6 | input | Input of inverter 6; input voltage must stay between VSS − 0.5 V and VDD + 0.5 V, and DC input current is limited to ±10 mA. Unused inputs must be tied to VDD or VSS. |
| 14 | VDD | power_in | Positive supply; operating range is 3 V to 18 V with VSS = 0 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | SOIC-14-208mil |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC supply voltage | VDD | -0.5 | 20 | V | printed as VSS − 0.5 to VSS + 20 V (VSS = 0 V) | 2 | |
| Input voltage | VIN | -0.5 | V | printed as VSS − 0.5 to VDD + 0.5 V; max = VDD + 0.5 V | 2 | ||
| Output voltage | VOUT | -0.5 | V | printed as VSS − 0.5 to VDD + 0.5 V; max = VDD + 0.5 V | 2 | ||
| DC input current | IIN | -10 | 10 | mA | 2 | ||
| Power dissipation (SOP) | PD | 180 | mW | SOP package (DIP: 300 mW) | 2 | ||
| Operating temperature range | Topr | -40 | 85 | °C | 2 | ||
| Storage temperature range | Tstg | -65 | 150 | °C | 2 | ||
| DC supply voltage (operating range) | VDD | 3 | 18 | V | 2 | ||
| Input voltage (operating range) | VIN | 0 | V | max = VDD | 2 | ||
| High-level output voltage, VDD = 5 V | VOH | 4.95 | 5 | V | /IOUT/ < 1 μA; VIN = VSS, VDD = 5 V; typ at 25°C | 3 | |
| High-level output voltage, VDD = 10 V | VOH | 9.95 | 10 | V | /IOUT/ < 1 μA; VIN = VSS, VDD = 10 V; typ at 25°C | 3 | |
| High-level output voltage, VDD = 15 V | VOH | 14.95 | 15 | V | /IOUT/ < 1 μA; VIN = VSS, VDD = 15 V; typ at 25°C | 3 | |
| Low-level output voltage, VDD = 5 V | VOL | 0 | 0.05 | V | /IOUT/ < 1 μA; VIN = VDD, VSS, VDD = 5 V; typ at 25°C | 3 | |
| Low-level output voltage, VDD = 10 V | VOL | 0 | 0.05 | V | /IOUT/ < 1 μA; VIN = VSS, VDD = 10 V; typ at 25°C | 3 | |
| Low-level output voltage, VDD = 15 V | VOL | 0 | 0.05 | V | /IOUT/ < 1 μA; VIN = VSS, VDD = 15 V; typ at 25°C | 3 | |
| Output high current, VOH = 4.6 V, VDD = 5 V, −40°C | IOH | -0.61 | mA | VIN = VSS; VOH = 4.6 V; VDD = 5 V; −40°C | 3 | ||
| Output high current, VOH = 4.6 V, VDD = 5 V, 85°C | IOH | -0.42 | mA | VIN = VSS; VOH = 4.6 V; VDD = 5 V; 85°C | 3 | ||
| Output high current, VOH = 2.5 V, VDD = 5 V, −40°C | IOH | -2.5 | mA | VIN = VSS; VOH = 2.5 V; VDD = 5 V; −40°C | 3 | ||
| Output high current, VOH = 2.5 V, VDD = 5 V, 85°C | IOH | -1.7 | mA | VIN = VSS; VOH = 2.5 V; VDD = 5 V; 85°C | 3 | ||
| Output high current, VOH = 9.5 V, VDD = 10 V, −40°C | IOH | -1.5 | mA | VIN = VSS; VOH = 9.5 V; VDD = 10 V; −40°C | 3 | ||
| Output high current, VOH = 9.5 V, VDD = 10 V, 85°C | IOH | -1.1 | mA | VIN = VSS; VOH = 9.5 V; VDD = 10 V; 85°C | 3 | ||
| Output high current, VOH = 13.5 V, VDD = 15 V, −40°C | IOH | -4 | mA | VIN = VSS; VOH = 13.5 V; VDD = 15 V; −40°C | 3 | ||
| Output high current, VOH = 13.5 V, VDD = 15 V, 85°C | IOH | -2.8 | mA | VIN = VSS; VOH = 13.5 V; VDD = 15 V; 85°C | 3 | ||
| Output low current, VOL = 0.4 V, VDD = 5 V, −40°C | IOL | 0.61 | mA | VIN = VDD; VOL = 0.4 V; VDD = 5 V; −40°C | 3 | ||
| Output low current, VOL = 0.4 V, VDD = 5 V, 85°C | IOL | 0.42 | mA | VIN = VDD; VOL = 0.4 V; VDD = 5 V; 85°C | 3 | ||
| Output low current, VOL = 0.5 V, VDD = 10 V, −40°C | IOL | 1.5 | mA | VIN = VDD; VOL = 0.5 V; VDD = 10 V; −40°C | 3 | ||
| Output low current, VOL = 0.5 V, VDD = 10 V, 85°C | IOL | 1.1 | mA | VIN = VDD; VOL = 0.5 V; VDD = 10 V; 85°C | 3 | ||
| Output low current, VOL = 1.5 V, VDD = 15 V, −40°C | IOL | 4 | mA | VIN = VDD; VOL = 1.5 V; VDD = 15 V; −40°C | 3 | ||
| Output low current, VOL = 1.5 V, VDD = 15 V, 85°C | IOL | 2.8 | mA | VIN = VDD; VOL = 1.5 V; VDD = 15 V; 85°C | 3 | ||
| Input high voltage, VDD = 5 V | VIH | 4 | V | /IOUT/ < 1 μA; VOUT = 0.5 V, 4.5 V (VDD = 5 V) | 3 | ||
| Input high voltage, VDD = 10 V | VIH | 8 | V | /IOUT/ < 1 μA; VOUT = 1.0 V, 9.0 V (VDD = 10 V) | 3 | ||
| Input high voltage, VDD = 15 V | VIH | 12 | V | /IOUT/ < 1 μA; VOUT = 1.5 V, 13.5 V (VDD = 15 V) | 3 | ||
| Input low voltage, VDD = 5 V | VIL | 1 | V | /IOUT/ < 1 μA; VOUT = 0.5 V, 4.5 V (VDD = 5 V) | 3 | ||
| Input low voltage, VDD = 10 V | VIL | 2 | V | /IOUT/ < 1 μA; VOUT = 1.0 V, 9.0 V (VDD = 10 V) | 3 | ||
| Input low voltage, VDD = 15 V | VIL | 3 | V | /IOUT/ < 1 μA; VOUT = 1.5 V, 13.5 V (VDD = 15 V) | 3 | ||
| Input current, H level, −40°C | IIH | 0.1 | μA | VIL = 18 V; VDD = 18 V; −40°C | 3 | ||
| Input current, H level, 85°C | IIH | 1 | μA | VIL = 18 V; VDD = 18 V; 85°C | 3 | ||
| Input current, L level, −40°C | IIL | -0.1 | μA | VIL = 0 V; VDD = 18 V; −40°C | 3 | ||
| Input current, L level, 85°C | IIL | -1 | μA | VIL = 0 V; VDD = 18 V; 85°C | 3 | ||
| Quiescent supply current, VDD = 5 V, −40°C | IDD | 0.25 | μA | VIN = VSS, VDD; all valid input combinations; VDD = 5 V; −40°C | 3 | ||
| Quiescent supply current, VDD = 5 V, 85°C | IDD | 7.5 | μA | VIN = VSS, VDD; all valid input combinations; VDD = 5 V; 85°C | 3 | ||
| Quiescent supply current, VDD = 10 V, −40°C | IDD | 0.5 | μA | VIN = VSS, VDD; all valid input combinations; VDD = 10 V; −40°C | 3 | ||
| Quiescent supply current, VDD = 10 V, 85°C | IDD | 15 | μA | VIN = VSS, VDD; all valid input combinations; VDD = 10 V; 85°C | 3 | ||
| Quiescent supply current, VDD = 15 V, −40°C | IDD | 1 | μA | VIN = VSS, VDD; all valid input combinations; VDD = 15 V; −40°C | 3 | ||
| Quiescent supply current, VDD = 15 V, 85°C | IDD | 30 | μA | VIN = VSS, VDD; all valid input combinations; VDD = 15 V; 85°C | 3 | ||
| Output transition time (low to high), VDD = 5 V | tTLH | 70 | 200 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 5 V | 4 | |
| Output transition time (low to high), VDD = 10 V | tTLH | 35 | 100 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 10 V | 4 | |
| Output transition time (low to high), VDD = 15 V | tTLH | 30 | 80 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 15 V | 4 | |
| Output transition time (high to low), VDD = 5 V | tTHL | 70 | 200 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 5 V | 4 | |
| Output transition time (high to low), VDD = 10 V | tTHL | 35 | 100 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 10 V | 4 | |
| Output transition time (high to low), VDD = 15 V | tTHL | 30 | 80 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 15 V | 4 | |
| Propagation delay time (low to high), VDD = 5 V | tpLH | 55 | 110 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 5 V | 4 | |
| Propagation delay time (low to high), VDD = 10 V | tpLH | 30 | 60 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 10 V | 4 | |
| Propagation delay time (low to high), VDD = 15 V | tpLH | 25 | 50 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 15 V | 4 | |
| Propagation delay time (high to low), VDD = 5 V | tpHL | 55 | 110 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 5 V | 4 | |
| Propagation delay time (high to low), VDD = 10 V | tpHL | 30 | 60 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 10 V | 4 | |
| Propagation delay time (high to low), VDD = 15 V | tpHL | 25 | 50 | ns | Ta = 25°C, VSS = 0 V, CL = 50 pF; VDD = 15 V | 4 | |
| Input capacitance | CIN | 7.5 | 15 | pF | 4 |
CAD (KiCad official)
- Symbol:
TC4069UBF - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14-208mil (KiCad packages3D, STEP)
- 3D model files:
tc4069ubf-etched.step/tc4069ubf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc4069ubf.step/tc4069ubf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (8 pp, sha256
7b58c220db847c59, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).