component
LMR14050SDDA
Public Made by Adomby adom
Texas Instruments DC-DC Converters, SOP-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownLMR14050SDDA
Texas Instruments · DC-DC Converters · SOP-8-EP
LMR14050SDDA from Texas Instruments, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | output | Bootstrap capacitor connection for high-side MOSFET gate driver; connect 0.1µF capacitor between BOOT and SW pins. |
| 2 | VIN | power_in | Power supply input accepts 4V to 40V with high-frequency bypass capacitor CIN to ground. |
| 3 | EN | input | Enable input with internal pull-up current source; pull below 1.2V to disable device or leave floating/connect to VIN to enable. |
| 4 | RT/SYNC | input | Timing resistor input for programmable switching frequency (200kHz to 2.5MHz) or external clock synchronization input (250kHz to 2.3MHz). |
| 5 | FB | input | Feedback input for output voltage setting via external resistor divider; do not short to ground during operation. |
| 6 | SS | output | Soft-start control pin for programmable output slew rate; connect external capacitor to ground to set soft-start time. |
| 7 | GND | power_in | System ground connection point. |
| 8 | SW | output | Switching output node internally connected to low-side MOSFET; externally connect to power inductor. |
| 9 | Thermal Pad | power_in | Exposed thermal pad for primary heat dissipation path; must be connected to ground plane on PCB. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOP-8-EP |
| Category | Power Management ICs |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
LMR14050SDDA - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOP-8-EP (KiCad packages3D, STEP)
- 3D model files:
lmr14050sdda-etched.step/lmr14050sdda-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lmr14050sdda.step/lmr14050sdda.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (34 pp, sha256
9e9750380623d4ad, retrieved 2026-10-03, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).