Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

UC3524D

Texas Instruments · DC-DC Converters · SOIC-16

UC3524D from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 INV INPUT input Inverting input of the error amplifier, which is compared against the non-inverting input and the internal reference divider network.
2 NON INV INPUT input Non-inverting input of the error amplifier; the error amplifier common-mode range is 1.8 V to 3.4 V at TJ = 25°C.
3 OSC OUT output Oscillator output that also serves as the output blanking pulse; it can be driven by an external clock of about 3 V with approximately 2 kΩ impedance to ground, and up to 100 pF shunt capacitance may be added to increase dead time.
4 CL SENSE(+) input Non-inverting input of the current-limit comparator; the sense voltage is 200 mV typical with the error amplifier at maximum output, and the common-mode range is -1 V to 1 V.
5 CL SENSE(-) input Inverting input of the current-limit comparator, used with pin 4 to sense load current; the common-mode range is -1 V to 1 V.
6 RT passive Timing resistor pin that sets the oscillator charging current together with CT; practical values are 1.8 kΩ to 100 kΩ (recommended range 1.8 kΩ to 100 kΩ).
7 CT passive Timing capacitor pin that sets the oscillator ramp and blanking width; recommended value is 0.001 µF to 0.1 µF and current through the CT terminal is limited to -0.03 mA to -2 mA.
8 GND power_in Ground terminal; all voltages in the datasheet are referenced to this pin.
9 COMP passive Compensation node shared by the error amplifier output and the current-limit/shutdown inputs, used to set error amplifier gain or compensation.
10 S/D input Shutdown input that overrides the error amplifier output through the comparator to disable the outputs.
11 EA output Emitter output of output transistor A, rated for 40 V collector-emitter and 100 mA maximum collector output current.
12 CA output Collector of output transistor A, rated at 40 V collector-emitter and 100 mA maximum collector output current.
13 CB output Collector of output transistor B, rated at 40 V collector-emitter and 100 mA maximum collector output current.
14 EB output Emitter output of output transistor B, rated for 40 V collector-emitter and 100 mA maximum collector output current.
15 VIN power_in Supply voltage input, 8 V to 40 V recommended, with 40 V absolute maximum referenced to pin 8.
16 VREF power_out 5 V reference output, recommended to source 0 mA to 20 mA (50 mA absolute maximum).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16
Category Power Management (PMIC)
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 8 40 V 2
Reference output current 0 20 mA 2
Current through CT terminal -0.03 -2 mA 2
Timing resistor RT 1.8 100 kΩ 2
Timing capacitor CT 0.001 0.1 µF 2
Operating ambient temperature range 0 70 °C UC3524 2
Supply voltage VCC 40 V 2
Collector output current 100 mA 2
Reference output current 50 mA 2
Current through CT terminal -50 mA 2
Power dissipation 1000 mW TA = 25°C 2
Power dissipation 2000 mW TC = 25°C 2
Operating junction temperature range TJ -55 150 °C 2
Storage temperature range Tstg -65 150 °C 2
Output voltage (reference) 4.6 5 5.4 V 3
Line regulation 10 30 mV VIN = 8 V to 40 V 3
Load regulation 20 50 mV IL = 0 mA to 20 mA 3
Temperature stability 0.3 1 % Over operating temperature range 3
Input offset voltage 2 10 mV VCM = 2.5 V 3
Input bias current 2 10 µA VCM = 2.5 V 3
Open loop voltage gain 60 80 dB 3
Common mode voltage 1.8 3.4 V TJ = 25°C 3
Output voltage (error amplifier) 0.5 3.8 V TJ = 25°C 3
Duty-cycle 0 45 % Each output on 3
Sense voltage 180 200 220 mV Pin 9 = 2 V with error amplifier set for maximum out, TJ = 25°C 3
Common mode voltage (current limiting) -1 1 V TJ = –55°C to 85°C for the –1 V to 1 V limit 3
Collector leakage current 0.1 50 µA VCE = 40 V 3
Saturation voltage 1 2 V IC = 50 mA 3
Emitter output voltage 17 18 V VIN = 20 V 3
Total standby current 8 10 mA VIN = 40 V 3

CAD (KiCad official)

  • Symbol: UC3524D
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: uc3524d-etched.step / uc3524d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); uc3524d.step / uc3524d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (18 pp, sha256 42407e137f08653a, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF