Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

MSP430F2131IPWR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

MSP430F2131IPWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEST input Test mode select input for JTAG pins on Port1; device protection fuse connection point.
2 VCC power_in Positive power supply input with operating range 1.8 V to 3.6 V.
3 P2.5/CA5 bidirectional Port 2 bit 5 general-purpose digital I/O; Comparator_A+ channel 5 input.
4 VSS power_in Ground reference (0 V).
5 XOUT/P2.7/CA7 bidirectional Crystal oscillator output terminal; Port 2 bit 7 general-purpose digital I/O; Comparator_A+ channel 7 input; excess current may flow if used as input until P2SEL.7 is cleared.
6 XIN/P2.6/CA6 bidirectional Crystal oscillator input terminal; Port 2 bit 6 general-purpose digital I/O; Comparator_A+ channel 6 input.
7 RST/NMI input Active-low reset signal input or nonmaskable interrupt input.
8 P2.0/ACLK/CA2 bidirectional Port 2 bit 0 general-purpose digital I/O; ACLK output; Comparator_A+ channel 2 input.
9 P2.1/INCLK/CA3 bidirectional Port 2 bit 1 general-purpose digital I/O; Timer_A clock signal input; Comparator_A+ channel 3 input.
10 P2.2/CAOUT/TA0/CA4 bidirectional Port 2 bit 2 general-purpose digital I/O; Timer_A capture input CCI0B and BSL receive; Comparator_A+ output; Comparator_A+ channel 4 input.
11 P2.3/TA1/CA0 bidirectional Port 2 bit 3 general-purpose digital I/O; Timer_A compare output TA1; Comparator_A+ channel 0 input.
12 P2.4/TA2/CA1 bidirectional Port 2 bit 4 general-purpose digital I/O; Timer_A compare output TA2; Comparator_A+ channel 1 input.
13 P1.0/TACLK bidirectional Port 1 bit 0 general-purpose digital I/O; Timer_A clock signal input TACLK.
14 P1.1/TA0 bidirectional Port 1 bit 1 general-purpose digital I/O; Timer_A capture input CCI0A and compare output; BSL transmit function.
15 P1.2/TA1 bidirectional Port 1 bit 2 general-purpose digital I/O; Timer_A capture input CCI1A and compare output.
16 P1.3/TA2 bidirectional Port 1 bit 3 general-purpose digital I/O; Timer_A capture input CCI2A and compare output.
17 P1.4/SMCLK/TCK bidirectional Port 1 bit 4 general-purpose digital I/O; SMCLK output; JTAG test clock input for device programming.
18 P1.5/TA0/TMS bidirectional Port 1 bit 5 general-purpose digital I/O; Timer_A compare output; JTAG test mode select input for device programming.
19 P1.6/TA1/TDI/TCLK bidirectional Port 1 bit 6 general-purpose digital I/O; Timer_A compare output; JTAG test data input or test clock input for device programming.
20 P1.7/TA2/TDO/TDI bidirectional Port 1 bit 7 general-purpose digital I/O; Timer_A compare output; JTAG test data output or test data input for device programming.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: MSP430F2131IPWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: msp430f2131ipwr-etched.step / msp430f2131ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); msp430f2131ipwr.step / msp430f2131ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (68 pp, sha256 0997b19db742fa9b, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF