component
TPIC46L02DBR
Public Made by Adomby adom
Texas Instruments Gate Drivers, SSOP-28-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPIC46L02DBR
Texas Instruments · Gate Drivers · SSOP-28-208mil
TPIC46L02DBR from Texas Instruments, in a SSOP-28-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | FLT | output | Open-drain fault flag output for shorted-load, open-load, over-battery voltage, and under-battery voltage faults; requires external pullup resistor. |
| 2 | VCOMPEN | input | Fault reference voltage selector input; connect to GND for internal 1.25-V reference or to VCC for external VCOMP reference. |
| 3 | VCOMP | input | External fault reference voltage input for shorted- and open-load fault detection. |
| 4 | IN0 | input | Parallel gate driver input for GATE0; CMOS-compatible with hysteresis. |
| 5 | IN1 | input | Parallel gate driver input for GATE1; CMOS-compatible with hysteresis. |
| 6 | IN2 | input | Parallel gate driver input for GATE2; CMOS-compatible with hysteresis. |
| 7 | IN3 | input | Parallel gate driver input for GATE3; CMOS-compatible with hysteresis. |
| 8 | IN4 | input | Parallel gate driver input for GATE4; CMOS-compatible with hysteresis. |
| 9 | IN5 | input | Parallel gate driver input for GATE5; CMOS-compatible with hysteresis. |
| 10 | CS | input | Chip select input; high-to-low transition enables SDO and latches fault data, low-to-high transition transfers serial data to output buffer. |
| 11 | SDO | tri_state | 3-state serial data output for fault data and cascaded operation; taken to high-impedance state when CS is high. |
| 12 | SDI | input | Serial data input for output control data clocked into the serial register; setup time 10 ns before SCLK rising edge, hold time 10 ns after. |
| 13 | SCLK | input | Serial clock input that clocks the shift register; serial data clocked on falling edge. |
| 14 | VCC | power_in | Logic supply voltage input; recommended operating range 4.5 V to 5.5 V. |
| 15 | GND | power_in | Ground and substrate connection. |
| 16 | GATE5 | output | Gate drive output derived from VBAT supply; internal clamps prevent voltage from exceeding FET VGS rating. |
| 17 | DRAIN5 | input | FET drain input used for open-load and short-circuit fault detection and inductive transient protection; voltage range −0.3 V to 60 V. |
| 18 | GATE4 | output | Gate drive output derived from VBAT supply; internal clamps prevent voltage from exceeding FET VGS rating. |
| 19 | DRAIN4 | input | FET drain input used for open-load and short-circuit fault detection and inductive transient protection; voltage range −0.3 V to 60 V. |
| 20 | DRAIN3 | input | FET drain input used for open-load and short-circuit fault detection and inductive transient protection; voltage range −0.3 V to 60 V. |
| 21 | GATE3 | output | Gate drive output derived from VBAT supply; internal clamps prevent voltage from exceeding FET VGS rating. |
| 22 | GATE2 | output | Gate drive output derived from VBAT supply; internal clamps prevent voltage from exceeding FET VGS rating. |
| 23 | DRAIN2 | input | FET drain input used for open-load and short-circuit fault detection and inductive transient protection; voltage range −0.3 V to 60 V. |
| 24 | DRAIN1 | input | FET drain input used for open-load and short-circuit fault detection and inductive transient protection; voltage range −0.3 V to 60 V. |
| 25 | GATE1 | output | Gate drive output derived from VBAT supply; internal clamps prevent voltage from exceeding FET VGS rating. |
| 26 | DRAIN0 | input | FET drain input used for open-load and short-circuit fault detection and inductive transient protection; voltage range −0.3 V to 60 V. |
| 27 | GATE0 | output | Gate drive output derived from VBAT supply; internal clamps prevent voltage from exceeding FET VGS rating. |
| 28 | VBAT | power_in | Battery supply voltage input; recommended operating range 8 V to 24 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SSOP-28-208mil |
| Category | Motor Driver ICs |
| Pins | 28 |
CAD (KiCad official)
- Symbol:
TPIC46L02DBR - Footprint:
Package_SO:SSOP-28_5.3x10.2mm_P0.65mm - 3D model: SSOP-28-208mil (KiCad packages3D, STEP)
- 3D model files:
tpic46l02dbr-etched.step/tpic46l02dbr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tpic46l02dbr.step/tpic46l02dbr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (25 pp, sha256
3c3669b56023cbd2, retrieved 2026-10-07, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).