component

STM32F100R8T6BTR

Public Made by Adom

by adom

STMicroelectronics Microcontrollers (MCU/MPU/SOC), LQFP-64(10x10). Pinout checked against ST's open pin data, KiCad symbol/footprint/3D.

componentembedded processors & controllersstm32f100r8t6btrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F100R8T6BTR

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-64(10x10)

STM32F100R8T6BTR from STMicroelectronics, in a LQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model, then checked against ST open pin data); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBAT power_in Battery voltage supply for real-time clock and backup registers, 2.0 to 3.6 V.
2 PC13-TAMPER-RTC bidirectional GPIO port C pin 13 with TAMPER/RTC alternate function, configurable as input or output.
3 PC14-OSC32_IN input 32 kHz oscillator input pin for low-speed external clock at 32.768 kHz.
4 PC15-OSC32_OUT output 32 kHz oscillator output pin for low-speed external clock at 32.768 kHz.
5 OSC_IN input Main oscillator input pin accepting 4 to 24 MHz crystal oscillator or external clock source.
6 OSC_OUT output Main oscillator output pin for 4 to 24 MHz crystal oscillator.
7 NRST input Active low external reset input pin with internal filter and debouncing.
8 PC0 bidirectional GPIO port C pin 0 with ADC1_IN10 analog input alternate function.
9 PC1 bidirectional GPIO port C pin 1 with ADC1_IN11 analog input alternate function.
10 PC2 bidirectional GPIO port C pin 2 with ADC1_IN12 analog input alternate function.
11 PC3 bidirectional GPIO port C pin 3 with ADC1_IN13 analog input alternate function.
12 VSSA power_in Analog ground reference for ADC and DAC circuits, 0 V.
13 VDDA power_in Analog supply voltage for ADC and DAC, 2.4 to 3.6 V.
14 PA0-WKUP bidirectional GPIO port A pin 0 with wake-up alternate function and ADC1_IN0, TIM2_CH1_ETR alternate functions.
15 PA1 bidirectional GPIO port A pin 1 with USART2_RTS, ADC1_IN1, and TIM2_CH2 alternate functions.
16 PA2 bidirectional GPIO port A pin 2 with USART2_TX, ADC1_IN2, TIM2_CH3, and TIM15_CH1 alternate functions.
17 PA3 bidirectional GPIO port A pin 3 with USART2_RX, ADC1_IN3, TIM2_CH4, and TIM15_CH2 alternate functions.
18 VSS_4 power_in Ground supply pin, 0 V.
19 VDD_4 power_in Power supply pin, 2.0 to 3.6 V.
20 PA4 bidirectional GPIO port A pin 4 with SPI1_NSS, ADC1_IN4, USART2_CK, and DAC1_OUT alternate functions.
21 PA5 bidirectional GPIO port A pin 5 with SPI1_SCK, ADC1_IN5, and DAC2_OUT alternate functions.
22 PA6 bidirectional GPIO port A pin 6 with SPI1_MISO, ADC1_IN6, TIM3_CH1, TIM1_BKIN, and TIM16_CH1 alternate functions.
23 PA7 bidirectional GPIO port A pin 7 with SPI1_MOSI, ADC1_IN7, TIM3_CH2, TIM1_CH1N, and TIM17_CH1 alternate functions.
24 PC4 bidirectional GPIO port C pin 4 with ADC1_IN14 analog input alternate function.
25 PC5 bidirectional GPIO port C pin 5 with ADC1_IN15 analog input alternate function.
26 PB0 bidirectional GPIO port B pin 0 with ADC1_IN8 and TIM3_CH3 alternate functions.
27 PB1 bidirectional GPIO port B pin 1 with ADC1_IN9 and TIM3_CH4 alternate functions.
28 PB2 bidirectional GPIO port B pin 2 (BOOT1), 5V tolerant I/O pin.
29 PB10 bidirectional GPIO port B pin 10, 5V tolerant, with I2C2_SCL, USART3_TX, TIM2_CH3, and HDMI_CEC alternate functions.
30 PB11 bidirectional GPIO port B pin 11, 5V tolerant, with I2C2_SDA and USART3_RX alternate functions.
31 VSS_1 power_in Ground supply pin, 0 V.
32 VDD_1 power_in Power supply pin, 2.0 to 3.6 V.
33 PB12 bidirectional GPIO port B pin 12, 5V tolerant, with SPI2_NSS, I2C2_SMBA, TIM1_BKIN, and USART3_CK alternate functions.
34 PB13 bidirectional GPIO port B pin 13, 5V tolerant, with SPI2_SCK, TIM1_CH1N, and USART3_CTS alternate functions.
35 PB14 bidirectional GPIO port B pin 14, 5V tolerant, with SPI2_MISO, TIM1_CH2N, TIM15_CH1, and USART3_RTS alternate functions.
36 PB15 bidirectional GPIO port B pin 15, 5V tolerant, with SPI2_MOSI, TIM1_CH3N, TIM15_CH1N, and TIM15_CH2 alternate functions.
37 PC6 bidirectional GPIO port C pin 6, 5V tolerant, with TIM3_CH1 alternate function.
38 PC7 bidirectional GPIO port C pin 7, 5V tolerant, with TIM3_CH2 alternate function.
39 PC8 bidirectional GPIO port C pin 8, 5V tolerant, with TIM3_CH3 alternate function.
40 PC9 bidirectional GPIO port C pin 9, 5V tolerant, with TIM3_CH4 alternate function.
41 PA8 bidirectional GPIO port A pin 8, 5V tolerant, with USART1_CK, MCO, and TIM1_CH1 alternate functions.
42 PA9 bidirectional GPIO port A pin 9, 5V tolerant, with USART1_TX, TIM1_CH2, and TIM15_BKIN alternate functions.
43 PA10 bidirectional GPIO port A pin 10, 5V tolerant, with USART1_RX, TIM1_CH3, and TIM17_BKIN alternate functions.
44 PA11 bidirectional GPIO port A pin 11, 5V tolerant, with USART1_CTS and TIM1_CH4 alternate functions.
45 PA12 bidirectional GPIO port A pin 12, 5V tolerant, with USART1_RTS and TIM1_ETR alternate functions.
46 PA13 bidirectional GPIO port A pin 13, 5V tolerant, with JTAG JTMS and SWD SWDIO debug interface functions.
47 VSS_2 power_in Ground supply pin, 0 V.
48 VDD_2 power_in Power supply pin, 2.0 to 3.6 V.
49 PA14 bidirectional GPIO port A pin 14, 5V tolerant, with JTAG JTCK and SWD SWCLK debug interface functions.
50 PA15 bidirectional GPIO port A pin 15, 5V tolerant, with JTAG JTDI, TIM2_CH1_ETR, and SPI1_NSS alternate functions.
51 PC10 bidirectional GPIO port C pin 10, 5V tolerant, with USART3_TX alternate function.
52 PC11 bidirectional GPIO port C pin 11, 5V tolerant, with USART3_RX alternate function.
53 PC12 bidirectional GPIO port C pin 12, 5V tolerant, with USART3_CK alternate function.
54 PD2 bidirectional GPIO port D pin 2, 5V tolerant, with TIM3_ETR alternate function.
55 PB3 bidirectional GPIO port B pin 3, 5V tolerant, with JTAG JTDO, TIM2_CH2, TRACESWO, and SPI1_SCK alternate functions.
56 PB4 bidirectional GPIO port B pin 4, 5V tolerant, with JTAG NJTRST, TIM3_CH1, and SPI1_MISO alternate functions.
57 PB5 bidirectional GPIO port B pin 5 with I2C1_SMBA, TIM16_BKIN, TIM3_CH2, and SPI1_MOSI alternate functions.
58 PB6 bidirectional GPIO port B pin 6, 5V tolerant, with I2C1_SCL, TIM4_CH1, TIM16_CH1N, and USART1_TX alternate functions.
59 PB7 bidirectional GPIO port B pin 7, 5V tolerant, with I2C1_SDA, TIM17_CH1N, TIM4_CH2, and USART1_RX alternate functions.
60 BOOT0 input Boot mode selection input pin, selects execution from Flash (LOW) or system memory (HIGH) after reset.
61 PB8 bidirectional GPIO port B pin 8, 5V tolerant, with TIM4_CH3, TIM16_CH1, CEC, and I2C1_SCL alternate functions.
62 PB9 bidirectional GPIO port B pin 9, 5V tolerant, with TIM4_CH4, TIM17_CH1, and I2C1_SDA alternate functions.
63 VSS_3 power_in Ground supply pin, 0 V.
64 VDD_3 power_in Power supply pin, 2.0 to 3.6 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

CAD (KiCad official)

  • Symbol: STM32F100R8T6BTR
  • Footprint: Package_QFP:LQFP-64_10x10mm_P0.5mm
  • 3D model: LQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: stm32f100r8t6btr-etched.step / stm32f100r8t6btr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f100r8t6btr.step / stm32f100r8t6btr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (96 pp, sha256 360e3be010cabad4, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF