component
TLV5608IDWR
Public Made by Adomby adom
Texas Instruments Digital To Analog Converters (DACs), SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTLV5608IDWR
Texas Instruments · Digital To Analog Converters (DACs) · SOIC-20-300mil
TLV5608IDWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DGND | power_in | Digital ground for the serial interface and digital logic. |
| 2 | DIN | input | Digital serial data input; after FS falls, data is shifted in MSB first on the falling edges of SCLK. |
| 3 | SCLK | input | Serial clock input, with a maximum serial clock frequency of 30 MHz. |
| 4 | FS | input | Frame sync input; a falling edge starts a write cycle, and in µC mode FS must stay low until all 16 data bits have been transferred. |
| 5 | PRE | input | Preset input; when driven low and LDAC is asserted, all DAC outputs are driven to the preset register value, and PRE is asynchronous to the clock. |
| 6 | OUTE | output | DAC output E, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 7 | OUTF | output | DAC output F, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 8 | OUTG | output | DAC output G, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 9 | OUTH | output | DAC output H, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 10 | AGND | power_in | Analog ground for the DAC and output circuitry. |
| 11 | AVDD | power_in | Analog power supply, specified at 4.5 V to 5.5 V for 5-V operation or 2.7 V to 3.3 V for 3-V operation, and must come up before DVDD for correct power-on reset. |
| 12 | OUTA | output | DAC output A, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 13 | OUTB | output | DAC output B, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 14 | OUTC | output | DAC output C, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 15 | OUTD | output | DAC output D, a buffered rail-to-rail output (gain of two) that can reliably drive a 2-kΩ load with 100-pF load capacitance. |
| 16 | REF | input | Voltage reference input, buffered and high impedance, with a range of 0 V to AVDD. |
| 17 | MODE | input | DSP/µC mode select: high selects µC mode, and not connected (NC) selects DSP mode. |
| 18 | LDAC | input | Load DAC input; DAC outputs are only updated while LDAC is low, and it is an asynchronous input. |
| 19 | DOUT | output | Digital serial data output that repeats the DIN data with a 16-clock-cycle delay when enabled, for daisy-chaining. |
| 20 | DVDD | power_in | Digital power supply, specified at 4.5 V to 5.5 V for 5-V operation or 2.7 V to 3.3 V for 3-V operation, and must come up after AVDD. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-20-300mil |
| Category | ADC/DAC/Data Conversion |
| Pins | 20 |
CAD (KiCad official)
- Symbol:
TLV5608IDWR - Footprint:
Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm - 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
- 3D model files:
tlv5608idwr-etched.step/tlv5608idwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tlv5608idwr.step/tlv5608idwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (25 pp, sha256
5201b308030f0178, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).