Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

DG411DY-T1-E3

Vishay Intertech · Analog Switches, Multiplexers · SOIC-16

DG411DY-T1-E3 from Vishay Intertech, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN1 input Logic control input for switch 1 (DG411: logic 0 turns the switch ON, logic 1 turns it OFF), with logic 0 at 0.8 V max and logic 1 at 2.4 V min.
2 D1 passive Drain terminal of switch 1; signals on D1 exceeding V+ or V- are clamped by internal diodes, so forward diode current must be limited to the 30 mA maximum continuous rating.
3 S1 passive Source terminal of switch 1; analog signal range is ±15 V with a peak current of 100 mA (pulsed at 1 ms, 10% duty cycle).
4 V- power_in Negative supply rail; V+ to V- is rated 44 V max and GND to V- is rated 25 V max.
5 GND power_in Ground reference pin; GND to V- is rated 25 V max.
6 S4 passive Source terminal of switch 4; analog signal range is ±15 V with a peak current of 100 mA (pulsed at 1 ms, 10% duty cycle).
7 D4 passive Drain terminal of switch 4; signals exceeding V+ or V- are clamped by internal diodes, so forward diode current must be limited to 30 mA max continuous.
8 IN4 input Logic control input for switch 4, with logic 0 at 0.8 V max and logic 1 at 2.4 V min.
9 IN3 input Logic control input for switch 3, with logic 0 at 0.8 V max and logic 1 at 2.4 V min.
10 D3 passive Drain terminal of switch 3; signals exceeding V+ or V- are clamped by internal diodes, so forward diode current must be limited to 30 mA max continuous.
11 S3 passive Source terminal of switch 3; analog signal range is ±15 V with a peak current of 100 mA (pulsed at 1 ms, 10% duty cycle).
12 VL power_in Logic supply pin; the datasheet limits VL to (GND - 0.3 V) through (V+) + 0.3 V, and in single-supply use VL is tied to V+.
13 V+ power_in Positive supply rail; V+ to V- is rated 44 V max.
14 S2 passive Source terminal of switch 2; analog signal range is ±15 V with a peak current of 100 mA (pulsed at 1 ms, 10% duty cycle).
15 D2 passive Drain terminal of switch 2; signals exceeding V+ or V- are clamped by internal diodes, so forward diode current must be limited to 30 mA max continuous.
16 IN2 input Logic control input for switch 2, with logic 0 at 0.8 V max and logic 1 at 2.4 V min.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SOIC-16
Category Interface
Pins 16

CAD (KiCad official)

  • Symbol: DG411DY-T1-E3
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: dg411dy-t1-e3-etched.step / dg411dy-t1-e3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dg411dy-t1-e3.step / dg411dy-t1-e3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (14 pp, sha256 9e714520f3070c24, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF