Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

TSC2012IYDT

STMicroelectronics · Current Sense Amplifiers · SOIC-8

TSC2012IYDT from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN- input Negative sense input, which operates over the common-mode range of -20 to +70 V (absolute maximum -25 to 76 V) with input current limited to 5 mA.
2 GND power_in Ground reference for the device; all voltages except the differential input voltage are referenced to this network ground terminal.
3 VREF2 input Reference voltage input 2 for output offset adjustment, whose range is 0 to VCC and whose pin voltage must stay between GND - 0.3 V and VCC + 0.3 V.
4 SHDN input Shutdown control pin that places the device in shutdown mode, where quiescent current is 20 µA; the logic thresholds and polarity are not given in the provided pages.
5 OUT output Amplifier output, whose voltage must stay between GND - 0.3 V and VCC + 0.3 V per the absolute maximum ratings.
6 VCC power_in Supply voltage input, specified from 2.7 V to 5.5 V (absolute maximum -0.3 V to 7 V).
7 VREF1 input Reference voltage input 1 for output offset adjustment, whose range is 0 to VCC and whose pin voltage must stay between GND - 0.3 V and VCC + 0.3 V.
8 IN+ input Positive sense input, which operates over the common-mode range of -20 to +70 V (absolute maximum -25 to 76 V) with input current limited to 5 mA.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

CAD (KiCad official)

  • Symbol: TSC2012IYDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tsc2012iydt-etched.step / tsc2012iydt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tsc2012iydt.step / tsc2012iydt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (53 pp, sha256 482b2af554fd2b43, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF