Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV751180300PDSQR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-10-EP(2x2)

TLV751180300PDSQR from Texas Instruments, in a WSON-10-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected For the fixed-output TLV751xxxyyy this pin (FB1/NC) is not connected internally; on the adjustable TLV75101 it is the channel 1 feedback input.
2 GND power_in Ground pin.
3 EN1 input Channel 1 enable: drive above VEN1(HI) to turn on the regulator, below VEN1(LO) to put the LDO into shutdown (absolute maximum -0.3 V to 6.5 V, recommended 0 to 6.0 V).
4 GND power_in Ground pin.
5 EN2 input Channel 2 enable: drive above VEN2(HI) to turn on the regulator, below VEN2(LO) to put the LDO into shutdown (absolute maximum -0.3 V to 6.5 V, recommended 0 to 6.0 V).
6 IN2 power_in Channel 2 input supply (1.5 V to 6.0 V recommended); use at least the recommended 1 µF ceramic capacitor to ground placed close to the device.
7 NC unconnected For the fixed-output TLV751xxxyyy this pin (FB2/NC) is not connected internally; on the adjustable TLV75101 it is the channel 2 feedback input.
8 OUT2 power_out Channel 2 regulated output (up to 500 mA); a capacitor to ground is required for stability, recommended 1 µF to 220 µF with minimum derated capacitance of 0.47 µF.
9 IN1 power_in Channel 1 input supply (1.5 V to 6.0 V recommended); use at least the recommended 1 µF ceramic capacitor to ground placed close to the device.
10 OUT1 power_out Channel 1 regulated output (up to 500 mA); a capacitor to ground is required for stability, recommended 1 µF to 220 µF with minimum derated capacitance of 0.47 µF.
11 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-10-EP(2x2)
Category Power Management (PMIC)
Pins 11

CAD (KiCad official)

  • Symbol: TLV751180300PDSQR
  • Footprint: Package_DFN_QFN:Texas_DSQ0010A_WSON-10-1EP_2x2mm_P0.4mm_EP0.9x1.5mm
  • 3D model: WSON-10-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: tlv751180300pdsqr-etched.step / tlv751180300pdsqr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv751180300pdsqr.step / tlv751180300pdsqr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (32 pp, sha256 c4d29cf923e325fc, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF