Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SY8120B

Slkor(SLKORMICRO Elec.) · DC-DC Converters · SOT-23-6

SY8120B from Slkor(SLKORMICRO Elec.), in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BS passive Boot-strap pin supplying the high-side gate driver; decouple to the LX pin with a 0.01uF ceramic capacitor.
2 GND power_in Ground.
3 FB input Output feedback pin; connect to the center of the output resistor divider to set Vout=0.6*(1+R1/R2), with 0.6V reference.
4 EN input Enable pin; high input (min 1.5V) enables the device, low input (max 0.4V) disables it, do not float.
5 IN power_in Input supply pin, operating range 4V to 18V (recommended 4 to 16V), with a bypass ceramic capacitor placed very close.
6 LX output Inductor pin; connect to the switching node of the inductor.

Key specifications

Parameter Value
Manufacturer Slkor(SLKORMICRO Elec.)
Package SOT-23-6
Category Power Supply Chip
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
FB Pin Voltage VFB 588 600 612 mV VIN=VEN=3.6V, TA=25C 2
Input Voltage VIN 4 16 V 2
Operating Current (Shutdown) Ioff 1 5 µA EN=0V 2
Quiescent current Iqc 200 µA Iout=0, Vfb=VREF+5% 2
Switching Frequency Fsw 600 KHz Iout=200mA 2
Maximum Duty Cycle Dmax 90 % VFB=0V 2
EN Minimum High Level VEN_H 1.5 V 2
EN Maximum Low Level VEN_L 0.4 V 2
Input UVLO threshold Vuvlo 3.9 V 2
SW On Resistance (TOP FET) RON(1) 0.11 Ω 2
SW On Resistance (Bottom FET) RON(2) 0.09 Ω 2
TOP FET Current Limit T-CL 2.5 A 2
Input Voltage (abs max) VIN 4 18 V printed as 4~18.0 V 2
Voltage at SW Pin VSW -0.5 18 V 2
Power Dissipation PDMAX 0.4 W 2
Storage Temperature Tstg -55 150 ℃ 2
Package Lead Soldering Temperature Tsolder 260 ℃ 10s 2
ESD Susceptibility HBM HBM 2 kV human body mode 2
ESD Machine Mode MM 200 V 2
VIN Supply Voltage VIN 4 16 V 2
Operating Temperature TOSS -40 85 ℃ 2
Thermal Resistance SOT-23-6 ΘJA 220 ℃/W SOT-23-6 2

CAD (KiCad official)

  • Symbol: SY8120B
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: sy8120b-etched.step / sy8120b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sy8120b.step / sy8120b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Slkor(SLKORMICRO Elec.) datasheet (6 pp, sha256 8529096e76969e28, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF