component

HT556CRZ

Public Made by Adom

by adom

HTCSEMI Timers / Counters, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentclock-timinght556crzfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

HT556CRZ

HTCSEMI · Timers / Counters · SOP-14

HT556CRZ from HTCSEMI, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DISCHARGE1 passive Discharge output of timer 1, which discharges the external timing capacitor.
2 THRESHOLD1 input Threshold comparator input of timer 1, which resets the flip-flop at 2/3 V+.
3 CONTROL VOLTAGE1 input Control voltage input of timer 1, which sets the trip voltages of the threshold and trigger comparators and need not be decoupled.
4 RESET1 input Active-low reset input of timer 1, with a trip voltage of about 0.6V to 0.7V, which dominates all other inputs.
5 OUTPUT1 output Output of timer 1, a CMOS driver that can source or sink enough current to drive TTL and CMOS loads.
6 TRIGGER1 input Active-low trigger input of timer 1, which sets the flip-flop when it falls below 1/3 V+.
7 GND power_in Ground, shared by both timers.
8 TRIGGER2 input Active-low trigger input of timer 2, which sets the flip-flop when it falls below 1/3 V+.
9 OUTPUT2 output Output of timer 2, a CMOS driver that can source or sink enough current to drive TTL and CMOS loads.
10 RESET2 input Active-low reset input of timer 2, with a trip voltage of about 0.6V to 0.7V, which dominates all other inputs.
11 CONTROL VOLTAGE2 input Control voltage input of timer 2, which sets the trip voltages of the threshold and trigger comparators and need not be decoupled.
12 THRESHOLD2 input Threshold comparator input of timer 2, which resets the flip-flop at 2/3 V+.
13 DISCHARGE2 passive Discharge output of timer 2, which discharges the external timing capacitor.
14 VDD power_in Positive supply, shared by both timers, guaranteed 2V to 18V with an absolute maximum of +18V.

Key specifications

Parameter Value
Manufacturer HTCSEMI
Package SOP-14
Category Clock/Timing
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage, Functional Operation VDD 2 18 V HT556C, functional operation, +25°C column 3
Static Supply Current IDD 80 400 µA HT556C, VDD = 5V 2
Static Supply Current IDD 120 600 µA HT556C, VDD = 15V 2
Threshold Voltage VTH 62 67 71 % VDD VDD = 15V 2
Trigger Voltage VTRIG 28 32 36 % VDD VDD = 15V 2
Trigger Current ITRIG 10 50 nA VDD = 15V 2
Threshold Current ITH 10 50 nA VDD = 15V 2
Control Voltage VCV 62 67 71 % VDD VDD = 15V 2
Reset Voltage VRST 0.4 1 V VDD = 2V to 15V 3
Reset Current IRST 10 50 nA VDD = 15V 3
Discharge Leakage IDIS 10 50 nA VDD = 15V 3
Output Low Voltage VOL 0.4 1 V VDD = 15V, ISINK = 20mA 3
Output Low Voltage VOL 0.2 0.4 V VDD = 5V, ISINK = 3.2mA 3
Output High Voltage VOH 14.3 14.6 V VDD = 15V, ISOURCE = 0.8mA 3
Output High Voltage VOH 4 4.3 V VDD = 5V, ISOURCE = 0.8mA 3
Discharge Output Voltage VDIS 0.2 0.4 V VDD = 5V, ISINK = 15mA 3
Discharge Output Voltage VDIS 0.4 V VDD = 15V, ISINK = 15mA 3
Output Rise Time tR 75 ns RL = 10M, CL = 10pF, VDD = 5V 3
Output Fall Time tF 75 ns RL = 10M, CL = 10pF, VDD = 5V 3
Oscillator Frequency fMAX 1 MHz VDD = 5V, RA = 470Ω, RB = 270Ω, C = 200pF 3
Monostable Timing Accuracy 2 % RA = 10k, C = 0.1µF, VDD = 5V 2
Astable Timing Accuracy 2 % RA = RB = 10k, C = 0.1µF, VDD = 5V 2
Supply Voltage 18 V 2
Output Current 100 mA 2
Maximum Junction Temperature (Plastic Package) 150 °C Plastic package 2
Maximum Storage Temperature Range -65 150 °C 2
Drift with Temperature 150 ppm/°C VDD = 5V 2
Drift with Temperature 200 ppm/°C VDD = 10V 2
Drift with Temperature 250 ppm/°C VDD = 15V 2
Drift with Supply 0.5 %/V VDD = 5V to 15V 2

CAD (KiCad official)

  • Symbol: HT556CRZ
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: ht556crz-etched.step / ht556crz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ht556crz.step / ht556crz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HTCSEMI datasheet (9 pp, sha256 3b15b99d24b7b926, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF