Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN65HVD22P

Texas Instruments · RS-485 / RS-422 ICs · PDIP-8

SN65HVD22P from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 R output Receive data output from the receiver; the receiver output current is limited to ±10 mA (absolute maximum).
2 RE input Receiver enable, active low; logic-input thresholds are VIL 0.8 V maximum and VIH 2 VCC minimum, with input voltage limited to -0.5 V to VCC + 0.5 V.
3 DE input Driver enable, active high; logic-input thresholds are VIL 0.8 V maximum and VIH 2 VCC minimum, with input voltage limited to -0.5 V to VCC + 0.5 V.
4 D input Driver data input; logic-input thresholds are VIL 0.8 V maximum and VIH 2 VCC minimum, with input voltage limited to -0.5 V to VCC + 0.5 V.
5 GND power_in Local device ground and reference potential for the device; all voltages except differential bus voltages are referenced to the network ground terminal.
6 A bidirectional Bus I/O: driver output or receiver input, complementary to B; the recommended bus I/O voltage range is -20 V to 25 V and the absolute maximum is -27 V to 27 V.
7 B bidirectional Bus I/O: driver output or receiver input, complementary to A; the recommended bus I/O voltage range is -20 V to 25 V and the absolute maximum is -27 V to 27 V.
8 VCC power_in Supply pin; the recommended supply range is 4.5 V to 5.5 V (5 V nominal).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: SN65HVD22P
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: sn65hvd22p-etched.step / sn65hvd22p-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn65hvd22p.step / sn65hvd22p.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 d49d7aaead689692, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF