component
74AVCH2T45DC-Q100H
Public Made by Adomby adom
Nexperia Translators, Level Shifters, VSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74AVCH2T45DC-Q100H
Nexperia · Translators, Level Shifters · VSSOP-8
74AVCH2T45DC-Q100H from Nexperia, in a VSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC(A) | power_in | Supply voltage for port A and the DIR input, specified from 0.8 V to 3.6 V. |
| 2 | 1A | bidirectional | Data input or output on port A, referenced to VCC(A); the input circuit is always active and bus hold is provided on data inputs. |
| 3 | 2A | bidirectional | Data input or output on port A, referenced to VCC(A); the input circuit is always active and bus hold is provided on data inputs. |
| 4 | GND | power_in | Ground (0 V) reference for the device; if either VCC(A) or VCC(B) is at GND level the device enters suspend mode with both ports in high-impedance OFF-state. |
| 5 | DIR | input | Direction control input referenced to VCC(A): HIGH allows transmission from nA to nB and LOW allows transmission from nB to nA. |
| 6 | 2B | bidirectional | Data input or output on port B, referenced to VCC(B); the input circuit is always active and bus hold is provided on data inputs. |
| 7 | 1B | bidirectional | Data input or output on port B, referenced to VCC(B); the input circuit is always active and bus hold is provided on data inputs. |
| 8 | VCC(B) | power_in | Supply voltage for port B, specified from 0.8 V to 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | VSSOP-8 |
| Category | Logic |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC(A) supply voltage A | VCC(A) | -0.5 | 4.6 | V | 4 | ||
| VCC(B) supply voltage B | VCC(B) | -0.5 | 4.6 | V | 4 | ||
| input clamping current | IIK | -50 | mA | VI < 0 V | 4 | ||
| input voltage | VI | -0.5 | 4.6 | V | 4 | ||
| output clamping current | IOK | -50 | mA | VO < 0 V | 4 | ||
| output voltage | VO | -0.5 | 4.6 | V | Suspend or 3-state mode | 4 | |
| output current | IO | -50 | 50 | mA | VO = 0 V to VCCO | 4 | |
| supply current | ICC | 100 | mA | ICC(A) or ICC(B) | 4 | ||
| ground current | IGND | -100 | mA | 4 | |||
| storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| total power dissipation | Ptot | 250 | mW | Tamb = -40 °C to +125 °C | 4 | ||
| supply voltage A | VCC(A) | 0.8 | 3.6 | V | 4 | ||
| supply voltage B | VCC(B) | 0.8 | 3.6 | V | 4 | ||
| input voltage | VI | 0 | 3.6 | V | 4 | ||
| output voltage | VO | 0 | 3.6 | V | Suspend or 3-state mode | 4 | |
| ambient temperature | Tamb | -40 | 125 | °C | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 5 | ns/V | VCCI = 0.8 V to 3.6 V | 4 | ||
| HIGH-level input voltage | VIH | 1.6 | V | data input; VCCI = 2.3 V to 2.7 V; -40 °C to +125 °C | 6 | ||
| HIGH-level input voltage | VIH | 2 | V | data input; VCCI = 3.0 V to 3.6 V; -40 °C to +125 °C | 6 | ||
| LOW-level input voltage | VIL | 0.7 | V | data input; VCCI = 2.3 V to 2.7 V; -40 °C to +125 °C | 6 | ||
| LOW-level input voltage | VIL | 0.9 | V | data input; VCCI = 3.0 V to 3.6 V; -40 °C to +125 °C | 6 | ||
| HIGH-level output voltage | VOH | 0.85 | V | VI = VIH or VIL; IO = -3 mA; VCC(A) = VCC(B) = 1.1 V | 6 | ||
| HIGH-level output voltage | VOH | 1.05 | V | VI = VIH or VIL; IO = -6 mA; VCC(A) = VCC(B) = 1.4 V | 6 | ||
| HIGH-level output voltage | VOH | 1.2 | V | VI = VIH or VIL; IO = -8 mA; VCC(A) = VCC(B) = 1.65 V | 6 | ||
| HIGH-level output voltage | VOH | 1.75 | V | VI = VIH or VIL; IO = -9 mA; VCC(A) = VCC(B) = 2.3 V | 6 | ||
| HIGH-level output voltage | VOH | 2.3 | V | VI = VIH or VIL; IO = -12 mA; VCC(A) = VCC(B) = 3.0 V | 6 | ||
| LOW-level output voltage | VOL | 0.1 | V | VI = VIH or VIL; IO = 100 µA; VCC(A) = VCC(B) = 0.8 V to 3.6 V | 6 | ||
| LOW-level output voltage | VOL | 0.25 | V | VI = VIH or VIL; IO = 3 mA; VCC(A) = VCC(B) = 1.1 V | 6 | ||
| LOW-level output voltage | VOL | 0.35 | V | VI = VIH or VIL; IO = 6 mA; VCC(A) = VCC(B) = 1.4 V | 6 | ||
| LOW-level output voltage | VOL | 0.45 | V | VI = VIH or VIL; IO = 8 mA; VCC(A) = VCC(B) = 1.65 V | 6 | ||
| LOW-level output voltage | VOL | 0.55 | V | VI = VIH or VIL; IO = 9 mA; VCC(A) = VCC(B) = 2.3 V | 6 | ||
| LOW-level output voltage | VOL | 0.7 | V | VI = VIH or VIL; IO = 12 mA; VCC(A) = VCC(B) = 3.0 V | 6 | ||
| input leakage current | II | -1.5 | 1.5 | µA | DIR input; VI = 0 V or 3.6 V; VCC(A) = VCC(B) = 0.8 V to 3.6 V; -40 °C to +125 °C | 6 | |
| bus hold LOW current | IBHL | 15 | µA | A or B port; VI = 0.49 V; VCC(A) = VCC(B) = 1.4 V | 7 | ||
| bus hold LOW current | IBHL | 25 | µA | A or B port; VI = 0.58 V; VCC(A) = VCC(B) = 1.65 V | 7 | ||
| bus hold LOW current | IBHL | 45 | µA | A or B port; VI = 0.70 V; VCC(A) = VCC(B) = 2.3 V | 7 | ||
| bus hold LOW current | IBHL | 90 | µA | A or B port; VI = 0.80 V; VCC(A) = VCC(B) = 3.0 V | 7 | ||
| bus hold HIGH current | IBHH | -15 | µA | A or B port; VI = 0.91 V; VCC(A) = VCC(B) = 1.4 V | 7 | ||
| bus hold HIGH current | IBHH | -25 | µA | A or B port; VI = 1.07 V; VCC(A) = VCC(B) = 1.65 V | 7 | ||
| bus hold HIGH current | IBHH | -45 | µA | A or B port; VI = 1.60 V; VCC(A) = VCC(B) = 2.3 V | 7 | ||
| bus hold HIGH current | IBHH | -100 | µA | A or B port; VI = 2.00 V; VCC(A) = VCC(B) = 3.0 V | 7 | ||
| bus hold LOW overdrive current | IBHLO | 125 | µA | A or B port; VCC(A) = VCC(B) = 1.6 V | 7 | ||
| bus hold LOW overdrive current | IBHLO | 200 | µA | A or B port; VCC(A) = VCC(B) = 1.95 V | 7 | ||
| bus hold LOW overdrive current | IBHLO | 300 | µA | A or B port; VCC(A) = VCC(B) = 2.7 V | 7 | ||
| bus hold LOW overdrive current | IBHLO | 500 | µA | A or B port; VCC(A) = VCC(B) = 3.6 V | 7 | ||
| OFF-state output current | IOZ | -7.5 | 7.5 | µA | A or B port; VO = 0 V or VCCO; VCC(A) = VCC(B) = 0.8 V to 3.6 V | 7 | |
| power-off leakage current | IOFF | -35 | 35 | µA | A port; VI or VO = 0 V to 3.6 V; VCC(A) = 0 V; VCC(B) = 0.8 V to 3.6 V | 7 | |
| supply current | ICC | 11.5 | µA | A port; VI = 0 V or VCCI; IO = 0 A; VCC(A) = 0.8 V to 3.6 V; VCC(B) = 0.8 V to 3.6 V | 7 | ||
| supply current | ICC | -8 | µA | A port; VI = 0 V or VCCI; IO = 0 A; VCC(A) = 0 V; VCC(B) = 3.6 V | 7 | ||
| supply current, A plus B port | ICC | 23 | µA | ICC(A) + ICC(B); IO = 0 A; VI = 0 V or VCCI; VCC(A) = 0.8 V to 3.6 V; VCC(B) = 0.8 V to 3.6 V | 7 |
CAD (KiCad official)
- Symbol:
74AVCH2T45DC-Q100H - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
74avch2t45dc-q100h-etched.step/74avch2t45dc-q100h-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74avch2t45dc-q100h.step/74avch2t45dc-q100h.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (18 pp, sha256
163b64cf062b24fc, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).