Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

NDP1331KC

NDP · DC-DC Converters · SOP-8

NDP1331KC from NDP, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Feedback input for output voltage regulation. Connect to a resistor divider from VOUT; internal reference is 1.0 V (VOUT = 1.0 V * (RFB_TOP + RFB_LOW)/RFB_LOW). Also used to program cable-drop compensation via divider impedance.
2 CSP input Positive input of the current-sense amplifier. Connect to the high side of the external current-sense resistor at the inductor/output node. Typical sense threshold CSP-CSN = 60 mV.
3 CSN input Negative input of the current-sense amplifier. Connect to the low side of the external current-sense resistor (output side). Together with CSP forms the average current-mode feedback path.
4 VIN power_in Power input pin. Operating range 7 V to 30 V (abs max 33 V); over-voltage protection engages at 32 V. Bypass with a low-ESR input capacitor (e.g. 100 µF / 35 V) placed close to the pin.
5 SW output Switching node, output of the integrated high-side (75 mΩ) and low-side (35 mΩ) power MOSFETs. Connect to the external inductor. Pins 5 and 6 are tied internally to the same SW node.
6 SW output Switching node (parallel with pin 5). Connect to the external inductor. Absolute maximum -0.3 V to VIN+0.3 V.
7 FS input Switching-frequency programming pin. Float for 130 kHz; connect an external resistor to GND to set frequency up to 300 kHz (e.g. 470 kΩ → 300 kHz, 1 MΩ → 220 kHz, 2 MΩ → 180 kHz). Pulling FS below 0.3 V puts the part into a low-current shutdown state.
8 GND power_in Device ground. Return for input capacitor, feedback divider, and FS resistor. Absolute maximum -0.3 V to 6.5 V on all non-power pins referenced to this node.

Key specifications

Parameter Value
Manufacturer NDP
Package SOP-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • NDP1331KC

CAD (KiCad official)

  • Symbol: NDP1331KC
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ndp1331kc-etched.step / ndp1331kc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ndp1331kc.step / ndp1331kc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: NDP datasheet (10 pp, sha256 c27fa13c7af80c1c, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF