component
W25N04KVZEIR
Public Made by Adomby adom
WINBOND Global Sourcing Parts, WSON-8(6x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownW25N04KVZEIR
WINBOND · Global Sourcing Parts · WSON-8(6x8)
W25N04KVZEIR from WINBOND, in a WSON-8(6x8). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | /CS | input | Chip Select input: when high the device is deselected and the DO/IO pins are high impedance, and /CS must track the VCC supply level at power-up and power-down. |
| 2 | DO (IO1) | bidirectional | Data Output (Data Input Output 1), used for Standard and Dual SPI instructions and as IO1 for Quad SPI operation. |
| 3 | /WP (IO2) | bidirectional | Write Protect input, active low, which controls Status Register-1 write protection depending on WP-E and also functions as IO2 for Quad SPI; /WP is only available for Standard/Dual SPI as a control function. |
| 4 | GND | power_in | Ground reference for the device. |
| 5 | DI (IO0) | bidirectional | Data Input (Data Input Output 0), used for Standard and Dual SPI instructions and as IO0 for Quad SPI; data is latched on the rising edge of CLK in Standard SPI. |
| 6 | CLK | input | Serial Clock input that provides the timing for serial input and output operations, with up to 104MHz SPI clock frequency supported. |
| 7 | /HOLD (IO3) | bidirectional | Hold input, active low, which pauses device operation while selected in Standard/Dual SPI and becomes IO3 for Quad SPI operations; it must be driven high or pulled up to avoid floating. |
| 8 | VCC | power_in | Power supply; the device operates on a single 2.7V to 3.6V supply. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | WINBOND |
| Package | WSON-8(6x8) |
| Category | Global Sourcing Parts |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (absolute maximum) | VCC | -0.6 | 4.6 | V | 59 | ||
| Voltage Applied to Any Pin (absolute maximum) | VIO | -0.6 | 4.6 | V | Relative to Ground | 59 | |
| Transient Voltage on any Pin (absolute maximum) | VIOT | -2 | V | <20nS Transient, Relative to Ground | 59 | ||
| Short Circuit Output Current | Ios | 5 | mA | 59 | |||
| Storage Temperature | TSTG | -65 | 150 | °C | 59 | ||
| Electrostatic Discharge Voltage | VESD | -2000 | 2000 | V | Human Body Model | 59 | |
| Supply Voltage (operating range) | VCC | 2.7 | 3.6 | V | 59 | ||
| Ambient Temperature, Operating | TA | -40 | 85 | °C | Industrial Grade | 59 | |
| VCC (min) to /CS Low | tVSL | 200 | µs | 60 | |||
| Time Delay Before Write Instruction | tPUW | 1 | ms | 60 | |||
| Minimum duration for ensuring initialization will occur | tPWD | 1 | ms | 60 | |||
| VCC voltage for ensuring initialization will occur | VPWD | 0.7 | V | 60 | |||
| Input Capacitance | CIN | 12 | pF | VIN = 0V | 61 | ||
| Output Capacitance | COUT | 16 | pF | VOUT = 0V | 61 | ||
| Input Leakage | ILI | -4 | 4 | µA | 61 | ||
| I/O Leakage | ILO | -4 | 4 | µA | 61 | ||
| Standby Current (85°C) | ICC1 | 20 | 100 | µA | /CS = VCC, VIN = GND or VCC (85°C) | 61 | |
| Standby Current (105°C) | ICC1 | 200 | µA | /CS = VCC, VIN = GND or VCC (105°C) | 61 | ||
| Deep Power-Down Current | ICC2 | 2 | µA | /CS = VCC, VIN = GND or VCC | 61 | ||
| Read Current | ICC3 | 25 | 35 | mA | C = 0.1 VCC / 0.9 VCC, DO = Open | 61 | |
| Current Page Program | ICC4 | 25 | 35 | mA | /CS = VCC | 61 | |
| Current Block Erase | ICC5 | 25 | 35 | mA | /CS = VCC | 61 | |
| Input Low Voltage | VIL | -0.5 | V | 61 | |||
| Output Low Voltage | VOL | 0.4 | V | IOL = 2.1mA | 61 | ||
| Output High Voltage | VOH | 2.4 | V | IOH = -400µA | 61 | ||
| Load Capacitance | CL | 30 | pF | 62 | |||
| Input Rise and Fall Times | TR, TF | 5 | ns | 62 | |||
| Clock frequency for all instructions | FR | 104 | MHz | 63 | |||
| Clock Rise Time peak to peak | tCLCH | 0.1 | V/ns | peak to peak | 63 | ||
| Clock Fall Time peak to peak | tCHCL | 0.1 | V/ns | peak to peak | 63 | ||
| /CS Active Setup Time relative to CLK | tSLCH | 5 | ns | 63 | |||
| /CS Not Active Hold Time relative to CLK | tCHSL | 5 | ns | 63 | |||
| Data In Setup Time | tDVCH | 2 | ns | 63 | |||
| Data In Hold Time | tCHDX | 3 | ns | 63 | |||
| /CS Active Hold Time relative to CLK | tCHSH | 3 | ns | 63 | |||
| /CS Not Active Setup Time relative to CLK | tSHCH | 3 | ns | 63 | |||
| /CS Deselect Time (Array Read to Array Read) | tSHSL1 | 10 | ns | Array Read to Array Read | 63 | ||
| /CS Deselect Time (Erase, Program or Read Status Registers) | tSHSL2 | 50 | ns | Erase, Program or Read Status Registers to Read Status Registers | 63 | ||
| Output Disable Time | tSHQZ | 7 | ns | 63 | |||
| Clock Low to Output Valid | tCLQV | 7 | ns | 63 | |||
| Output Hold Time | tCLQX | 2 | ns | 63 | |||
| /HOLD Active Setup Time relative to CLK | tHLCH | 5 | ns | 63 | |||
| /HOLD Active Hold Time relative to CLK | tCHHH | 5 | ns | 63 | |||
| /HOLD Not Active Setup Time relative to CLK | tHHCH | 5 | ns | 64 | |||
| /HOLD Not Active Hold Time relative to CLK | tCHHL | 5 | ns | 64 | |||
| /HOLD to Output Low-Z | tHHQX | 7 | ns | 64 | |||
| /HOLD to Output High-Z | tHLQZ | 12 | ns | 64 | |||
| Write Protect Setup Time Before /CS Low | tWHSL | 20 | ns | 64 | |||
| Write Protect Hold Time After /CS High | tSHWL | 100 | ns | 64 | |||
| Status Register Write Time | tW | 50 | ns | 64 | |||
| /CS High to Deep Power-Down Mode | tDP | 3 | µs | 64 | |||
| /CS High to Standby Mode (Release DPD) | tRES | 1.5 | ms | 64 | |||
| /CS High to next Instruction after Reset | tRST | 5 | µs | during Page Data Read | 64 | ||
| /CS High to next Instruction after Reset | tRST | 10 | µs | during Program Execute | 64 | ||
| /CS High to next Instruction after Reset | tRST | 500 | µs | during Block Erase | 64 | ||
| /CS High to next instruction after Reset with page 0 data load option | tRST2 | 100 | us | with page 0 data load option | 64 | ||
| Read Page Data Time (ECC disabled) | tRD1 | 25 | µs | ECC disabled | 64 | ||
| Read Page Data Time (ECC enabled) | tRD2 | 60 | µs | ECC enabled | 64 | ||
| Page Program and OTP Lock Time | tPP | 250 | 700 | us | 64 | ||
| Block Erase Time | tBE | 2 | 10 | ms | 64 |
CAD (KiCad official)
- Symbol:
W25N04KVZEIR - Footprint:
Package_SON:WSON-8-1EP_8x6mm_P1.27mm_EP3.4x4.3mm - 3D model: WSON-8(6x8), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.75 mm nominal WSON height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
w25n04kvzeir-etched.step/w25n04kvzeir-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);w25n04kvzeir.step/w25n04kvzeir.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: WINBOND datasheet (73 pp, sha256
5c7bf7fd94f68bea, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).