Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM8L151K4T6TR

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · LQFP-32(7x7)

STM8L151K4T6TR from STMicroelectronics, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NRST/PA1 bidirectional Reset input with pull-up at power-up; as general-purpose PA1 it can only be configured as open-drain or push-pull output, not as a general-purpose input.
2 PA2/OSC_IN bidirectional Port A2 I/O (high sink/source 20 mA) that doubles as the HSE oscillator input, with USART1_TX and SPI1_MISO as remappable alternate functions.
3 PA3/OSC_OUT bidirectional Port A3 I/O (high sink/source 20 mA) that doubles as the HSE oscillator output, with USART1_RX and SPI1_MOSI as remappable alternate functions.
4 PA4 bidirectional Port A4 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM2 break input, ADC1 input 2 and comparator 1 positive input.
5 PA5 bidirectional Port A5 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM3 break input, ADC1 input 1 and comparator 1 positive input.
6 PA6 bidirectional Port A6 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing ADC1 input 0 and comparator 1 positive input, with [ADC1_TRIG] as a remappable alternate function.
7 VSS1/VSSA/VREF- power_in I/O ground, analog ground voltage and ADC1 negative voltage reference.
8 VDD1/VDDA/VREF+ power_in Digital power supply, analog supply voltage and ADC1 positive voltage reference.
9 PD0 bidirectional Port D0 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM3 channel 2, ADC1 input 22 and comparator 1 and 2 positive inputs.
10 PD1 bidirectional Port D1 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 inverted channel 3 (TIM1_CH3N), ADC1 input 21 and comparator 1 and 2 positive inputs.
11 PD2 bidirectional Port D2 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 channel 1, ADC1 input 20 and comparator 1 positive input.
12 PD3 bidirectional Port D3 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 external trigger, ADC1 input 19 and comparator 1 positive input.
13 PB0 bidirectional Port B0 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM2 channel 1, ADC1 input 18 and comparator 1 positive input; a pull-up is applied during reset and the pin is input floating after reset release.
14 PB1 bidirectional Port B1 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM3 channel 1, ADC1 input 17 and comparator 1 positive input.
15 PB2 bidirectional Port B2 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM2 channel 2, ADC1 input 16 and comparator 1 positive input.
16 PB3 bidirectional Port B3 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 inverted channel 2 (TIM1_CH2N), ADC1 input 15 and comparator 1 positive input, with [TIM2_ETR] as a remappable alternate function.
17 PB4 bidirectional Port B4 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing ADC1 input 14, DAC output and comparator 1 positive input, with [SPI1_NSS] as a remappable alternate function; a pull-up is applied during reset and the pin is input floating after reset release.
18 PB5 bidirectional Port B5 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing ADC1 input 13, DAC output and comparator 1 positive input, with [SPI1_SCK] as a remappable alternate function.
19 PB6 bidirectional Port B6 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing ADC1 input 12, DAC output and comparator 1 positive input, with [SPI1_MOSI] as a remappable alternate function.
20 PB7 bidirectional Port B7 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing ADC1 input 11 and comparator 1 positive input, with [SPI1_MISO] as a remappable alternate function.
21 PD4 bidirectional Port D4 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 channel 2, ADC1 input 10 and comparator 1 positive input.
22 PD5 bidirectional Port D5 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 channel 3, ADC1 input 9 and comparator 1 positive input.
23 PD6 bidirectional Port D6 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 break input, ADC1 input 8, RTC calibration output, internal voltage reference output and comparator 1 positive input.
24 PD7 bidirectional Port D7 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing TIM1 inverted channel 1 (TIM1_CH1N), ADC1 input 7, RTC alarm, internal voltage reference output and comparator 1 positive input.
25 PC0 bidirectional Port C0 I/O, 5 V tolerant (FT) with true open-drain output and no protection diode to VDD, providing I2C1 data (SDA).
26 PC1 bidirectional Port C1 I/O, 5 V tolerant (FT) with true open-drain output and no protection diode to VDD, providing I2C1 clock (SCL).
27 PC2 bidirectional Port C2 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing USART1 receive, ADC1 input 6, comparator 1 positive input and internal voltage reference output (VREFINT).
28 PC3 bidirectional Port C3 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing USART1 transmit, ADC1 input 5, comparator 1 positive input and comparator 2 negative input.
29 PC4 bidirectional Port C4 I/O, 3.6 V tolerant (TT) with no protection diode to VDD, providing USART1 synchronous clock (USART1_CK), I2C1_SMB, configurable clock output (CCO), ADC1 input 4, comparator 2 negative input and comparator 1 positive input.
30 PC5/OSC32_IN bidirectional Port C5 I/O that doubles as the LSE oscillator input (OSC32_IN), with [SPI1_NSS] and [USART1_TX] as remappable alternate functions.
31 PC6/OSC32_OUT bidirectional Port C6 I/O that doubles as the LSE oscillator output (OSC32_OUT), with [SPI1_SCK] and [USART1_RX] as remappable alternate functions.
32 PA0 bidirectional Port A0 I/O with high sink LED driver capability (20 mA), input pull-up during reset and after reset release, providing [USART1_CK], SWIM input/output, BEEP output and infrared timer output.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

CAD (KiCad official)

  • Symbol: STM8L151K4T6TR
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: stm8l151k4t6tr-etched.step / stm8l151k4t6tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm8l151k4t6tr.step / stm8l151k4t6tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (141 pp, sha256 76f669f0972e887a, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF