component
MSP430FR5726IRGER
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMSP430FR5726IRGER
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · VQFN-24-EP(4x4)
MSP430FR5726IRGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P1.0/TA0.1/DMAE0/RTCCLK/A0/CD0/VeREF- | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TA0.1, external DMA trigger DMAE0, RTC clock calibration output, ADC input A0, Comparator_D input CD0, or external reference VeREF-. |
| 2 | P1.1/TA0.2/TA1CLK/CDOUT/A1/CD1/VeREF+ | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TA0.2, TA1 input clock, Comparator_D output, ADC input A1, Comparator_D input CD1, or external ADC reference VeREF+. |
| 3 | P1.2/TA1.1/TA0CLK/CDOUT/A2/CD2 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TA1.1, TA0 input clock, Comparator_D output, ADC input A2, or Comparator_D input CD2. |
| 4 | P1.3/TA1.2/UCB0STE/A3/CD3 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TA1.2, eUSCI_B0 SPI slave transmit enable, ADC input A3, or Comparator_D input CD3. |
| 5 | P1.4/TB0.1/UCA0STE/A4/CD4 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB0.1, eUSCI_A0 SPI slave transmit enable, ADC input A4, or Comparator_D input CD4. |
| 6 | P1.5/TB0.2/UCA0CLK/A5/CD5 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB0.2, eUSCI_A0 clock (SPI slave input / master output), ADC input A5, or Comparator_D input CD5. |
| 7 | PJ.0/TDO/TB0OUTH/SMCLK/CD6 | bidirectional | General-purpose digital I/O, also selectable as JTAG test data output TDO, TB0 high-impedance switch input, SMCLK output, or Comparator_D input CD6. |
| 8 | PJ.1/TDI/TCLK/TB1OUTH/MCLK/CD7 | bidirectional | General-purpose digital I/O, also selectable as JTAG test data input or test clock TDI/TCLK, TB1 high-impedance switch input, MCLK output, or Comparator_D input CD7. |
| 9 | PJ.2/TMS/TB2OUTH/ACLK/CD8 | bidirectional | General-purpose digital I/O, also selectable as JTAG test mode select TMS, TB2 high-impedance switch input, ACLK output, or Comparator_D input CD8. |
| 10 | PJ.3/TCK/CD9 | bidirectional | General-purpose digital I/O, also selectable as JTAG test clock TCK or Comparator_D input CD9. |
| 11 | TEST/SBWTCK | input | Test mode pin that enables the JTAG pins, and serves as the Spy-Bi-Wire input clock. |
| 12 | RST/NMI/SBWTDIO | bidirectional | Active-low reset input, non-maskable interrupt input, and Spy-Bi-Wire data input/output. |
| 13 | P2.0/TB2.0/UCA0TXD/UCA0SIMO/TB0CLK/ACLK | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB2.0, eUSCI_A0 UART transmit data or SPI slave-in/master-out, TB0 clock input, or ACLK output. |
| 14 | P2.1/TB2.1/UCA0RXD/UCA0SOMI/TB0.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB2.1, eUSCI_A0 UART receive data or SPI slave-out/master-in, or TB0.0. |
| 15 | P2.2/TB2.2/UCB0CLK/TB1.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB2.2, eUSCI_B0 clock (SPI slave input / master output), or TB1.0. |
| 16 | P1.6/TB1.1/UCB0SIMO/UCB0SDA/TA0.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB1.1, eUSCI_B0 SPI slave-in/master-out or I2C data, or TA0.0. |
| 17 | P1.7/TB1.2/UCB0SOMI/UCB0SCL/TA1.0 | bidirectional | General-purpose digital I/O with port interrupt and wake-up from LPMx.5, also selectable as TB1.2, eUSCI_B0 SPI slave-out/master-in or I2C clock, or TA1.0. |
| 18 | VCORE | power_out | Regulated core power supply for internal use only; no external current loading is possible and it should only be connected to the recommended capacitor CVCORE. |
| 19 | DVSS | power_in | Digital ground supply. |
| 20 | DVCC | power_in | Digital power supply. |
| 21 | PJ.4/XIN | bidirectional | General-purpose digital I/O, or input terminal for crystal oscillator XT1 (or external clock in bypass mode). |
| 22 | PJ.5/XOUT | bidirectional | General-purpose digital I/O, or output terminal of crystal oscillator XT1. |
| 23 | AVSS | power_in | Analog ground supply. |
| 24 | AVCC | power_in | Analog power supply. |
| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-24-EP(4x4) |
| Category | Embedded Processors & Controllers |
| Pins | 25 |
CAD (KiCad official)
- Symbol:
MSP430FR5726IRGER - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm - 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
msp430fr5726irger-etched.step/msp430fr5726irger-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430fr5726irger.step/msp430fr5726irger.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (127 pp, sha256
6a2750fecbf4b926, retrieved 2026-10-08, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).