component
TC7SH32FU
Public Made by Adomby adom
TOSHIBA Logic Gates, SOT-353-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTC7SH32FU
TOSHIBA · Logic Gates · SOT-353-5
TC7SH32FU from TOSHIBA, in a SOT-353-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN B | input | Logic input B of the 2-input OR gate, which is 5.5-V tolerant with an input voltage range of 0 to 5.5 V. |
| 2 | IN A | input | Logic input A of the 2-input OR gate, which is 5.5-V tolerant with an input voltage range of 0 to 5.5 V. |
| 3 | GND | power_in | Ground reference pin for the device. |
| 4 | OUT Y | output | OR gate output Y, which swings between 0 and VCC with a DC output current rating of ±25 mA. |
| 5 | VCC | power_in | Positive supply pin with an operating range of 2 to 5.5 V and an absolute maximum rating of -0.5 to 7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | SOT-353-5 |
| Category | Logic |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 2 | 5.5 | V | 2 | ||
| Input voltage | VIN | 0 | 5.5 | V | 2 | ||
| Output voltage | VOUT | 0 | V | max printed as VCC | 2 | ||
| Operating temperature | Topr | -40 | 85 | °C | 2 | ||
| Input rise and fall time | dt/dv | 0 | 100 | ns/V | VCC = 3.3 V ± 0.3 V | 2 | |
| Input rise and fall time | dt/dv | 0 | 20 | ns/V | VCC = 5.0 V ± 0.5 V | 2 | |
| Supply voltage | VCC | -0.5 | 7 | V | 1 | ||
| DC input voltage | VIN | -0.5 | 7 | V | 1 | ||
| DC output voltage | VOUT | -0.5 | V | max printed as VCC + 0.5 | 1 | ||
| Input diode current | IIK | -20 | mA | 1 | |||
| Output diode current | IOK | -20 | 20 | mA | Note 1: VOUT < GND, VOUT > VCC | 1 | |
| DC output current | IOUT | -25 | 25 | mA | 1 | ||
| DC VCC/ground current | ICC | -50 | 50 | mA | 1 | ||
| Power dissipation | PD | 200 | mW | 1 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 1 | ||
| Lead temperature | TL | 260 | °C | 10 s | 1 | ||
| High-level input voltage | VIH | 1.5 | V | VCC = 2.0 V; Ta = 25°C | 3 | ||
| High-level input voltage (min = 0.7 × VCC) | VIH | 0.7 | × VCC | VCC = 3.0 to 5.5 V; Ta = 25°C | 3 | ||
| Low-level input voltage | VIL | 0.5 | V | VCC = 2.0 V; Ta = 25°C | 3 | ||
| Low-level input voltage (max = 0.3 × VCC) | VIL | 0.3 | × VCC | VCC = 3.0 to 5.5 V; Ta = 25°C | 3 | ||
| High-level output voltage | VOH | 1.9 | 2 | V | VCC = 2.0 V; IOH = −50 μA; VIN = VIH or VIL; Ta = 25°C | 3 | |
| High-level output voltage | VOH | 1.9 | V | VCC = 2.0 V; IOH = −50 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 2.9 | 3 | V | VCC = 3.0 V; IOH = −50 μA; VIN = VIH or VIL; Ta = 25°C | 3 | |
| High-level output voltage | VOH | 2.9 | V | VCC = 3.0 V; IOH = −50 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 4.4 | 4.5 | V | VCC = 4.5 V; IOH = −50 μA; VIN = VIH or VIL; Ta = 25°C | 3 | |
| High-level output voltage | VOH | 4.4 | V | VCC = 4.5 V; IOH = −50 μA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 2.58 | V | VCC = 3.0 V; IOH = −4 mA; VIN = VIH or VIL; Ta = 25°C | 3 | ||
| High-level output voltage | VOH | 2.48 | V | VCC = 3.0 V; IOH = −4 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| High-level output voltage | VOH | 3.94 | V | VCC = 4.5 V; IOH = −8 mA; VIN = VIH or VIL; Ta = 25°C | 3 | ||
| High-level output voltage | VOH | 3.8 | V | VCC = 4.5 V; IOH = −8 mA; VIN = VIH or VIL; Ta = −40 to 85°C | 3 | ||
| Low-level output voltage | VOL | 0 | 0.1 | V | VCC = 2.0 V; IOL = 50 μA; VIN = VIL; Ta = 25°C | 3 | |
| Low-level output voltage | VOL | 0.1 | V | VCC = 2.0 V; IOL = 50 μA; VIN = VIL; Ta = −40 to 85°C | 3 | ||
| Low-level output voltage | VOL | 0.36 | V | VCC = 3.0 V; IOL = 4 mA; VIN = VIL; Ta = 25°C | 3 | ||
| Low-level output voltage | VOL | 0.44 | V | VCC = 3.0 V; IOL = 4 mA; VIN = VIL; Ta = −40 to 85°C | 3 | ||
| Input leakage current | IIN | -0.1 | 0.1 | μA | VIN = 5.5 V or GND; VCC = 0 to 5.5 V; Ta = 25°C | 3 | |
| Input leakage current | IIN | -1 | 1 | μA | VIN = 5.5 V or GND; VCC = 0 to 5.5 V; Ta = −40 to 85°C | 3 | |
| Quiescent supply current | ICC | 2 | μA | VCC = 5.5 V; VIN = VCC or GND; Ta = 25°C | 3 | ||
| Quiescent supply current | ICC | 20 | μA | VCC = 5.5 V; VIN = VCC or GND; Ta = −40 to 85°C | 3 | ||
| Propagation delay time | tPLH/tPHL | 5.5 | 7.9 | ns | VCC = 3.3 ± 0.3 V; CL = 15 pF; Ta = 25°C | 4 | |
| Propagation delay time | tPLH/tPHL | 1 | 9.5 | ns | VCC = 3.3 ± 0.3 V; CL = 15 pF; Ta = −40 to 85°C | 4 | |
| Propagation delay time | tPLH/tPHL | 8 | 11.4 | ns | VCC = 3.3 ± 0.3 V; CL = 50 pF; Ta = 25°C | 4 | |
| Propagation delay time | tPLH/tPHL | 1 | 13 | ns | VCC = 3.3 ± 0.3 V; CL = 50 pF; Ta = −40 to 85°C | 4 | |
| Propagation delay time | tPLH/tPHL | 3.8 | 5.5 | ns | VCC = 5.0 ± 0.5 V; CL = 15 pF; Ta = 25°C | 4 | |
| Propagation delay time | tPLH/tPHL | 1 | 6.5 | ns | VCC = 5.0 ± 0.5 V; CL = 15 pF; Ta = −40 to 85°C | 4 | |
| Propagation delay time | tPLH/tPHL | 5.3 | 7.5 | ns | VCC = 5.0 ± 0.5 V; CL = 50 pF; Ta = 25°C | 4 | |
| Propagation delay time | tPLH/tPHL | 1 | 8.5 | ns | VCC = 5.0 ± 0.5 V; CL = 50 pF; Ta = −40 to 85°C | 4 | |
| Input capacitance | CIN | 4 | 10 | pF | Ta = 25°C | 4 | |
| Input capacitance | CIN | 10 | pF | Ta = −40 to 85°C | 4 | ||
| Power dissipation capacitance | CPD | 15 | pF | Note 2 | 4 |
CAD (KiCad official)
- Symbol:
TC7SH32FU - Footprint:
Package_TO_SOT_SMD:SOT-353_SC-70-5 - 3D model: SOT-353-5 (KiCad packages3D, STEP)
- 3D model files:
tc7sh32fu-etched.step/tc7sh32fu-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tc7sh32fu.step/tc7sh32fu.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (7 pp, sha256
ade507d74062a946, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).