Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

FDC604P

UMW · MOSFETs · SOT-23-6

FDC604P from UMW, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D passive Drain, connected internally with pins 2, 5 and 6; VDS rated -20V, continuous ID -6A at TA=25°C.
2 D passive Drain, connected internally with pins 1, 5 and 6; VDS rated -20V, continuous ID -6A at TA=25°C.
3 G input Gate; VGS rated ±12V, threshold VGS(th) -0.4V min to -0.7V typ at IDS=-250µA.
4 S passive Source of the P-channel MOSFET.
5 D passive Drain, connected internally with pins 1, 2 and 6; pulsed drain current IDM -16A.
6 D passive Drain, connected internally with pins 1, 2 and 5; pulsed drain current IDM -16A.

Key specifications

Parameter Value
Manufacturer UMW
Package SOT-23-6
Category Transistors/Thyristors
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain Source Voltage VDS -20 V 1
Gate Source Voltage VGS -12 12 V 1
Continuous Drain Current ID -6 A VGS=-4.5V, TA=25°C 1
Continuous Drain Current ID -3 A VGS=-4.5V, TA=70°C 1
Pulsed Drain Current IDM -16 A 1
Total Power Dissipation PD 1.31 W TA=25°C 1
Total Power Dissipation PD 0.84 W TA=70°C 1
Storage Temperature Range TSTG -55 150 °C 1
Operating Junction Temperature Range TJ -40 105 °C 1
Drain-Source Breakdown Voltage V(BR)DSS -20 V VGS=0V, IDS=-250µA 2
Zero Gate Voltage Drain Current IDSS 1 µA VDS=-20V, VGS=0V 2
Gate-Body Leakage IGSS -100 100 nA VGS=±12V, VDS=0V 2
Gate Threshold Voltage VGS(th) -0.4 -1 V VDS=VGS, IDS=-250µA 2
Drain-Source On-State Resistance RDS(ON) 28 mΩ VGS=-4.5V, ID=-4.1A 2
Drain-Source On-State Resistance RDS(ON) 38 mΩ VGS=-2.5V, ID=-3A 2
Maximum Continuous Drain to Source Diode Forward Current IS -5 A 2
Maximum Pulsed Drain to Source Diode Forward Current ISM -16 A 2
Drain to Source Diode Forward Voltage VSD -1.2 V VGS=0V, IS=-4.1A 2

CAD (KiCad official)

  • Symbol: FDC604P
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: fdc604p-etched.step / fdc604p-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); fdc604p.step / fdc604p.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (7 pp, sha256 b805a600283cc9c9, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF