Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MAX13443EASA+T

Analog Devices Inc Maxim Integrated · RS-485 / RS-422 ICs · SO-8

MAX13443EASA+T from Analog Devices Inc Maxim Integrated, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output: when the receiver is enabled, RO is high if (VA - VB) ≥ -50mV and low if (VA - VB) ≤ -200mV.
2 RE input Receiver output enable: pull RE low to enable RO; RE high with DE low puts the device into low-power shutdown.
3 DE input Driver output enable: force DE high to enable the driver and pull DE low to three-state the driver output; RE high with DE low enters low-power shutdown (max 20µA supply current).
4 DI input Driver input: a logic-low on DI forces the noninverting output low and the inverting output high, and a logic-high forces the noninverting output high and the inverting output low.
5 GND power_in Ground.
6 A bidirectional Noninverting receiver input and driver output; the MAX13443E withstands ±60V fault voltages to ground, and a termination resistor between A and B is required during normal operation to guarantee overvoltage protection.
7 B bidirectional Inverting receiver input and driver output; the MAX13443E withstands ±60V fault voltages to ground, and a termination resistor between A and B is required during normal operation to guarantee overvoltage protection.
8 VCC power_in Positive supply, VCC = +4.75V to +5.25V; bypass VCC to GND with a 0.1µF ceramic capacitor for normal operation, or 1µF ceramic for full ESD protection.

Key specifications

Parameter Value
Manufacturer Analog Devices Inc Maxim Integrated
Package SO-8
Category Interface
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Differential driver output voltage (RL = 100Ω) VOD 2 V Figure 1, RL = 100Ω 2
Differential driver output voltage (RL = 54Ω) VOD 1.5 V Figure 1, RL = 54Ω 2
Change in magnitude of differential output voltage ΔVOD 0.2 V Figure 1, RL = 100Ω or 54Ω (Note 3) 2
Driver common-mode output voltage VOC 3 V Figure 1, RL = 100Ω or 54Ω 2
Change in magnitude of common-mode voltage (MAX13443E) ΔVOC 0.2 V Figure 1, RL = 100Ω or 54Ω (Note 3) (MAX13442E/MAX13443E) 2
Driver-input high voltage VDIH 2 V 2
Driver-input low voltage VDIL 0.8 V 2
Driver-input current IDIN -2 2 µA 2
Driver short-circuit output current (positive) IOSD 350 mA 0V ≤ VOUT ≤ +12V (Note 4) 2
Driver short-circuit output current (negative) IOSD -350 mA -7V ≤ VOUT ≤ VCC (Note 4) 2
Driver short-circuit foldback output current (positive) IOSDF 25 mA (VCC - 1V) ≤ VOUT ≤ +12V (Note 4) 2
Driver short-circuit foldback output current (negative) IOSDF -25 mA -7V ≤ VOUT ≤ +1V (Note 4) 2
Driver-limit short-circuit foldback output current (positive) IOSDL 6 mA VOUT ≥ +20V, RL = 100Ω 2
Driver-limit short-circuit foldback output current (negative) IOSDL -6 mA VOUT ≤ -15V, RL = 100Ω 2
Receiver input current (receive mode) IA,B 250 µA VCC = GND, VA, B = 12V 3
Receiver input current (receive mode) IA,B -150 µA VA, B = -7V 3
Receiver input current (fault voltage) IA,B -6 6 mA VA, B = ±80V (printed row; MAX13443E is rated ±60V) 3
Receiver-differential threshold voltage VTH -200 -50 mV -7V ≤ VCM ≤ +12V 3
Receiver output-low voltage VOL 0.4 V Figure 2, IOL = 1mA 3
Three-state output current at receiver IOZR -1 1 µA 0V ≤ VA, B ≤ VCC 3
Receiver input resistance RIN 48 kΩ -7V ≤ VCM ≤ +12V 3
Receiver output short-circuit current IOSR -95 95 mA 0V ≤ VRO ≤ VCC 3
Control-input high voltage VCIH 2 V DE, DE, RE 3
Input-current latch during first rising edge IIN 90 µA DE, RE 3
Supply current, normal operation (MAX13443E) ICC 10 mA No load, DI = VCC or GND, DE = VCC, RE = GND (MAX13443E) 3
Supply current in shutdown mode (MAX13443E) ISHDN 20 µA DE = GND, RE = VCC (MAX13442E/MAX13443E) 3
Supply current with output shorted to ±60V (MAX13443E) ISHRT -15 15 mA DE = GND, RE = GND, no load, output in three-state (MAX13443E) 3
Driver propagation delay (MAX13443E) tPLHA, tPLHB 60 ns RL = 27Ω, CL = 50pF, Figure 3 5
Driver differential propagation delay (MAX13443E) tDPLH, tDPHL 60 ns RL = 54Ω, CL = 50pF, Figure 4 5
Driver differential output transition time (MAX13443E) tLH, tHL 25 ns RL = 54Ω, CL = 50pF, Figure 4 5
Driver output skew (MAX13443E) tSKEWAB, tSKEWBA 10 ns RL = 54Ω, CL = 50pF 5
Differential driver output skew (MAX13443E) tDSKEW 10 ns RL = 54Ω, CL = 50pF, tDSKEW = /tDPLH - tDPHL/ 5
Maximum data rate (MAX13443E) fMAX 10 Mbps 5
Driver enable time to output high (MAX13443E) tPDZH 1200 ns RL = 500Ω, CL = 50pF, Figure 5 5
Driver disable time from output high (MAX13443E) tPDHZ 1200 ns RL = 500Ω, CL = 50pF, Figure 5 5
Driver enable time from shutdown to output high (MAX13443E) tPDHS 4.2 µs RL = 500Ω, CL = 50pF, Figure 5 5
Driver enable time to output low (MAX13443E) tPDZL 1200 ns RL = 500Ω, CL = 50pF, Figure 6 5
Driver disable time from output low (MAX13443E) tPDLZ 1200 ns RL = 500Ω, CL = 50pF, Figure 6 5
Driver enable time from shutdown to output low (MAX13443E) tPDLS 4.2 µs RL = 500Ω, CL = 50pF, Figure 6 5
Driver time to shutdown (MAX13443E) tSHDN 800 ns RL = 500Ω, CL = 50pF, Figure 6 5
Receiver propagation delay (MAX13443E) tRPLH, tRPHL 85 ns CL = 20pF, VID = 2V, VCM = 0V, Figure 7 5
Receiver output skew (MAX13443E) tRSKEW 15 ns CL = 20pF, tRSKEW = /tRPLH - tRPHL/ 5
Receiver enable time to output high (MAX13443E) tRPZH 400 ns RL = 1kΩ, CL = 20pF, Figure 8 5
Receiver disable time from output high (MAX13443E) tRPHZ 400 ns RL = 1kΩ, CL = 20pF, Figure 8 5
Receiver wake time from shutdown (MAX13443E) tRPWAKE 4.2 µs RL = 1kΩ, CL = 20pF, Figure 8 5
Receiver enable wake time from shutdown (MAX13443E) tRPSH 400 ns RL = 1kΩ, CL = 20pF, Figure 8 5
Receiver disable time from output low (MAX13443E) tRPLZ 400 ns RL = 1kΩ, CL = 20pF, Figure 8 5
Overvoltage protection (MAX13443E) -60 60 V A, B; RSOURCE = 0Ω, RL = 54Ω 4
ESD protection, human body model -15 15 kV A, B, Human Body Model 4
Supply voltage (absolute maximum) VCC 7 V Voltages referenced to GND 2
RE, DE, DI, TXD input voltage -0.3 V Max is printed as VCC + 0.3V 2
A, B voltage (MAX13443E) -60 60 V Note 1 applies (termination resistor required in operation) 2
RO output voltage -0.3 V Max is printed as VCC + 0.3V 2
Storage temperature range TSTG -65 150 °C 2
Junction temperature TJ 150 °C 2
Supply voltage (recommended) VCC 4.75 5 5.25 V Typical values at VCC = +5V and TA = +25°C 2
Operating temperature range TA -40 125 °C Automotive temperature range (TMIN to TMAX) 2

CAD (KiCad official)

  • Symbol: MAX13443EASA+T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: max13443easa-t-etched.step / max13443easa-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max13443easa-t.step / max13443easa-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices Inc Maxim Integrated datasheet (18 pp, sha256 fa322621547c1b2a, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF