Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS92515HVQDGQTQ1

Texas Instruments · LED Drivers · MSOP-10-EP

TPS92515HVQDGQTQ1 from Texas Instruments, in a MSOP-10-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COFF input Input for OFF-time control; connect resistor from VLED and capacitor to GND to set OFF-time threshold to 1.0 V nominal.
2 VCC power_out 5-V regulated output from internal regulator; nominal 5.0 V, range 4.8 to 5.2 V with external load up to 500 µA; use 1 µF to 10 µF decoupling capacitor.
3 GND power_in Ground reference; connect to circuit ground plane and thermal pad.
4 BOOT input Gate drive supply input; connect ceramic capacitor between BOOT and SW, and diode from VCC to BOOT; UVLO threshold 2.0 to 3.5 V with 125 mV hysteresis; maximum 70.5 V to GND.
5 SW output Internal N-channel FET source output; connect to output inductor; integrated FET RDS(on) 290 mΩ typical at 25°C, rising to 600 mΩ at 150°C; maximum 65 V to GND.
6 DRN input Internal N-channel FET drain input; connect to CSN node for peak current detection; maximum 65 V to GND for TPS92515HV.
7 CSN input Current sense negative input; connect current sense resistor from VIN to CSN for high-side peak current monitoring; threshold 224 to 251 mV at VIADJ = VCC, or 211.5 to 223.5 mV at VIADJ = 2.2 V.
8 VIN power_in Input supply voltage and current sense positive; operating range 5.5 to 65 V for TPS92515HV; UVLO threshold 4.65 to 5.15 V falling with 150 to 225 mV hysteresis; maximum 65 V to GND.
9 PWM input PWM dimming input and device enable; threshold 0.95 to 1.05 V rising with 50 to 150 mV hysteresis; includes 100 µA pulldown when low; connect to VCC if not used.
10 IADJ input Analog current adjust input; sets peak current threshold via internal 10:1 divider with 2.4 V clamp; practical range 0.5 to 5.5 V with best accuracy at 2.2 V or lower.
11 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package MSOP-10-EP
Category LED Drivers
Pins 11

CAD (KiCad official)

  • Symbol: TPS92515HVQDGQTQ1
  • Footprint: Package_SO:MSOP-10-1EP_3x3mm_P0.5mm_EP1.68x1.88mm
  • 3D model: MSOP-10-EP (KiCad packages3D, STEP)
  • 3D model files: tps92515hvqdgqtq1-etched.step / tps92515hvqdgqtq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps92515hvqdgqtq1.step / tps92515hvqdgqtq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 b6e415ec88013b0b, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF