component
TPS3899DL28DSER
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, WSON-6(1.5x1.5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS3899DL28DSER
Texas Instruments · Supervisor And Reset ICs · WSON-6(1.5x1.5)
TPS3899DL28DSER from Texas Instruments, in a WSON-6(1.5x1.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CTR | passive | Connecting a ground-referenced capacitor to this pin sets the RESET delay time for deassertion when returning from reset, with a CTR capacitor range of 0 to 10 µF. |
| 2 | CTS | passive | Connecting a ground-referenced capacitor to this pin sets the RESET delay time for assertion when a reset condition occurs, with a CTS capacitor range of 0 to 10 µF. |
| 3 | GND | power_in | Ground reference pin for the device. |
| 4 | VDD | power_in | Supply voltage pin with recommended range of 0 to 6 V; good analog practice is to place a 0.1 µF ceramic capacitor close to this pin. |
| 5 | SENSE | input | Monitored voltage input (fixed variants) or resistor-divider input (adjustable variant); RESET asserts after the CTS delay when SENSE falls below VIT- and releases after the CTR delay when SENSE rises above VIT- + VHYS, and the pin is high impedance. |
| 6 | RESET | output | Active-low RESET output that asserts to logic low after the CTS delay when SENSE is below VIT- and stays asserted until SENSE rises above VIT- + VHYS and the CTR delay expires; the DL variant is open-drain, with RESET limited to 0 to 6 V and ±5 mA recommended current. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | WSON-6(1.5x1.5) |
| Category | Power Management (PMIC) |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
TPS3899DL28DSER - Footprint:
Package_SON:WSON-6_1.5x1.5mm_P0.5mm - 3D model: WSON-6(1.5x1.5) (KiCad packages3D, STEP)
- 3D model files:
tps3899dl28dser-etched.step/tps3899dl28dser-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3899dl28dser.step/tps3899dl28dser.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (36 pp, sha256
d206381355830c12, retrieved 2026-10-11, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).