component
TPS60210DGSR
Public Made by Adomby adom
Texas Instruments Charge Pumps, MSOP-10. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPS60210DGSR
Texas Instruments · Charge Pumps · MSOP-10
TPS60210DGSR from Texas Instruments, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | LBI | input | Low-battery detector input for TPS60210; a low-battery warning is generated at LBO when the voltage on LBI drops below the 1.18-V threshold, and LBI should be connected to GND or VBAT if the detector is not used. |
| 2 | GND | power_in | Ground reference for the device. |
| 3 | C1− | passive | Negative terminal of the flying capacitor C1. |
| 4 | C1+ | passive | Positive terminal of the flying capacitor C1. |
| 5 | OUT | power_out | Regulated 3.3-V power output; bypass OUT to GND with the output filter capacitor Co. |
| 6 | C2+ | passive | Positive terminal of the flying capacitor C2. |
| 7 | IN | power_in | Supply input for the 1.8-V to 3.6-V input range; bypass IN to GND with a capacitor of a minimum of 2.2 µF. |
| 8 | C2− | passive | Negative terminal of the flying capacitor C2. |
| 9 | SNOOZE | input | Selects the operating mode: low programs snooze mode (output held at 3.3 V ±6%), high selects normal operation, and an external clock applied here synchronizes the charge pump. |
| 10 | LBO | output | Open-drain low-battery warning output for TPS60210, pulled low when the voltage on LBI drops below 1.18 V; a pullup resistor should go to OUT or to any logic supply rail lower than 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | MSOP-10 |
| Category | Power Management (PMIC) |
| Pins | 10 |
CAD (KiCad official)
- Symbol:
TPS60210DGSR - Footprint:
Package_SO:MSOP-10_3x3mm_P0.5mm - 3D model: MSOP-10 (KiCad packages3D, STEP)
- 3D model files:
tps60210dgsr-etched.step/tps60210dgsr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps60210dgsr.step/tps60210dgsr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (28 pp, sha256
4cdd47bb12a89a6c, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).